In using VHDL as out primary design tool, we learned a lot about the benefits and limitations of VHDL in terms of hardware synthesis. In addition, we discovered several bugs in the software, especially with the Actel tools.
See Bug Fixes and Workarounds