A 0.5–1.7 V Efficient and PVT-Invariant Constant Subthreshold $g_m$ Reference Circuit in CMOS

Martin Lee* and Kambiz Moez*, Senior Member, IEEE

Abstract—This paper presents a low-power constant subthreshold transconductance reference circuit that produces a constant transconductance by subtracting the output currents of two independent transconductance references. By taking the difference between the output currents of the two independent transconductance references, process, voltage and temperature variations are reduced by minimizing the effects of channel length modulation and drain-induced barrier lowering without relying on feedback to regulate the drain voltage. The proposed reference, fabricated in TSMC’s 130 nm process and testing with off-chip temperature-insensitive resistors, can provide a constant transconductance over a temperature range of $-30$ to $120^\circ$C, and a supply voltage range of 0.5 to 1.7 V. The experimental result of the proposed transconductance reference shows an average variation of $\pm0.8\%$ over temperature for the entire operating voltage range and an average variation of $\pm1.97\%$ over voltage for the entire operating temperature range. Through the subtraction, the proposed circuit also shows less variation across process corners compared to the conventional constant transconductance reference. The proposed constant transconductance reference exhibits the highest power efficiency (transconductance over power consumption) amongst the reported constant transconductance references. At 0.5 V, the proposed transconductance reference produces a transconductance of 21.46 $\mu$S, while consuming 1.95 $\mu$W.

Index Terms—Constant $g_m$, reference circuit, beta-multiplier, process, voltage, temperature (PVT) variation, subthreshold, low voltage, low power.

I. INTRODUCTION

The number of connected Internet of Things (IoT) devices is forecasted to exceed 30 billion by 2025 [1]. The rapid growth in the number of IoT devices, which in many cases will be battery operated, presents a considerable challenge to achieve sustainable and reliable operation because the finite energy capacity of batteries forces a trade-off between functionality and battery life [2]. Other methods such as energy harvesting can be used to supplement or replace batteries, however, these methods also have constraints on the available energy [3]. Ultra-low power operation is essential for IoT devices to reduce the effect of this trade-off [4]. One of the methods to achieve low power operation is to operate circuits in the subthreshold region for CMOS integrated circuits [5]. This can lead to substantially lower power consumption due to the increase in power efficiency since the ratio of the transistor’s transconductance to its drain-source current ($g_m/I_{ds}$) is maximized in the subthreshold region. The energy saving in the subthreshold operation comes at the expense of increased sensitivity of parameters to process, voltage and temperature (PVT) variations. The increased sensitivity is due to the exponential dependency of the drain-source current of transistors to PVT parameters, which will translate to variations in the device transconductance ($g_m$) that often determine the main circuit performance parameters. For instance, the gain, frequency response, input matching of a low-noise amplifier are strongly dependent on the transistor’s $g_m$. Therefore, to produce reliable circuits operating in the subthreshold region, it is critical to keep the $g_m$ constant so that the operation of the biased circuit remains consistent for all operating conditions.

Constant $g_m$ reference circuits are widely used to produce invariant $g_m$ over the desired temperature and supply voltage range. As shown in Fig. 1, the conventional circuit of maintaining a constant $g_m$ using MOSFETs, known as the beta-multiplier, was proposed in [6]. By creating an approximately proportional-to-temperature (PTAT) current, a constant $g_m$ can be produced [7]. However, channel length modulation (CLM) and drain-induced barrier lowering (DIBL) in this circuit cause $g_m$ to vary significantly with temperature and voltage because of differences in $V_{ds}$. Cascade current mirrors can be used to reduce the difference in $V_{ds}$, however, at the cost

Fig. 1. Conventional beta-multiplier.
of a higher minimum operating voltage [7]–[16]. Therefore, some reference circuits utilize negative feedback to regulate the drain voltages to be equal, for instance with the use of op-amps [7], [8], [10], [12]–[14], [16]–[22]. This matches the drain voltages of all four transistors and forces equal currents in both branches of the beta-multiplier. While this method can effectively reduce variations over VDD, it will not eliminate variations over temperature. The difference in source voltage between M1 and M2, due to the voltage drop across the resistor, will cause the $V_{ds}$ of M1 and M2 to vary differently over temperature. Reference [19] proposed to minimize the effects of CLM and DIBL by making $V_{ds}$ equal at the expense of increased reliance on a precise resistor and a separate current reference. Reference [23] uses a long series of self-cascode transistors to set the gate voltage separately. While this eliminates the differences in source voltage, it introduces the effects of CLM and DIBL at the gate of M1 and M2. Furthermore, both these works still require the use of cascode or op-amps to minimize CLM and DIBL. Reference [24] also makes $V_{ds}$ equal by defining the gate voltage externally by using switched capacitors. This develops a reliance on a clock signal. Reference [14] proposes to have the core device within the $g_m$ biasing circuit, and to use differential signals to minimize the second-order effects. This limits its potential applications. Reference [25] describes an approach to reducing the sensitivity to VDD by taking the difference between the outputs of two variants of the beta-multiplier for a voltage reference. However, it uses long-channel transistors and it does not account for the temperature and voltage variations of the subthreshold slope factor, which will result in increased sensitivity to VDD and temperature for a constant $g_m$ reference.

In this paper, we propose a circuit that addresses the second-order effects of the MOSFET in the subthreshold region by subtracting the output currents of two independent and closely matched references. By closely matching the two references, the independent references will have a similar response across variations in process corners, voltage and temperature introduced by CLM, DIBL and the subthreshold slope factor, thereby, allowing the second-order effects to cancel out by subtraction. As a result, the sensitivity of the output current of the proposed $g_m$ reference circuit to subthreshold temperature, voltage and process variations are significantly reduced across a wide range of operating voltages and temperatures in sub-micron technologies. This paper is organized as follows; to provide the background and motivation behind this paper, Section II will introduce PVT variations of subthreshold MOSFETs, and Section III will formally detail the conventional MOSFET $g_m$ reference. Section IV will describe the proposed constant $g_m$ reference and its design, while the measured results of the circuit will be shown in Section V. Section VI will summarize the results and conclude this paper.

II. PVT VARIATIONS OF SUBTHRESHOLD MOSFETs

The sensitivity of subthreshold MOSFETs to PVT variations can be explained by its I-V characteristic in the subthreshold region [5]:

$$I_{ds} = I_0 \exp \left( \frac{V_{gs} - V_{th} + \eta V_{ds}}{n V_T} \right) \times \left( 1 - \exp \left( \frac{-V_{ds}}{V_T} \right) \right) \left( 1 + \lambda V_{ds} \right),$$

(1)

where the gate-source voltage ($V_{gs}$) is less than the threshold voltage ($V_{th}$) of the MOSFET, $V_{ds}$ is the drain-source voltage, $\eta$ is the DIBL coefficient, $V_T$ is the thermal voltage, $n$ is the subthreshold slope factor, $\lambda$ is the channel length modulation coefficient and the characteristic current, $I_0$, is defined as

$$I_0 = \mu C_{ox} \frac{W}{L} (n-1)V_{th}^2,$$

(2)

where $\mu$ is the charge mobility, $C_{ox}$ is the gate oxide capacitance per unit area and $W/L$ is the dimensions of the MOSFET. From (1), process variations affect $W/L$, $\mu$ and $V_{th}$, variations in voltage affect $n$, $V_{gs}$ and $V_{ds}$, and temperature variations affect $n$, $\mu$, $V_{th}$ and $V_T = k_B T/q$. While the temperature variations of $n$ will be detailed in Section IV, the impact of temperature on $\mu$ and $V_{th}$ can be explicitly shown through the following equations [26]:

$$V_{th}(T) = V_{th}(T_0) - A(T - T_0),$$

(3)

$$\mu(T) = \mu(T_0) \left( \frac{T}{T_0} \right)^{\alpha},$$

(4)

where $T_0$ is the reference temperature, $\alpha$ is the mobility temperature parameter and $A$ is the threshold voltage temperature coefficient. As a result of the exponential relationship between the current and the overdrive voltage ($V_{gs} - V_{th}$), PVT variations have a significant impact on the subthreshold current. Subsequently, these variations to current will translate to variations in $g_m$, since the subthreshold $g_m$ is calculated as

$$g_m = \frac{\partial I_{ds}}{\partial V_{gs}} = \frac{I_{ds}}{n V_T}. $$

(5)

III. CONVENTIONAL MOSFET $g_m$ REFERENCE

If $I_{ds}$ is made to vary proportionally to $nT$, a constant $g_m$ that is insensitive to PVT variations can be created. This is conventionally done using the aforementioned beta-multiplier shown in Fig. 1 [6]. By operating all MOSFETs in the subthreshold region to save power, the ideal current produced by the beta-multiplier can be derived by finding the difference in $V_{gs}$ between M1 and M2. This can be shown by ignoring the effects of CLM and DIBL in (1). Furthermore, for $V_{ds} \geq 4V_T$ MOSFETs operate in subthreshold saturation and the third term in (1) becomes negligible. Therefore, (1) simplifies to (6), and $V_{gs}$ can be calculated as a function of the subthreshold current as shown in (7):

$$I_{ds} = I_0 \exp \left( \frac{V_{gs} - V_{th}}{n V_T} \right),$$

(6)

$$V_{gs} = n V_T \ln \left( \frac{I_{ds}}{I_0} \right) + V_{th}. $$

(7)

Equations (6) and (7) are derived by also assuming the body of M2 is connected to its source, as shown in Fig. 1, which allows the current to be proportional to $n$, and to avoid the body effect of M2. This gives the ideal current of the beta-multiplier
shown below that results in a $g_m$ that is only a function of $K$ and $R$:

$$I = \frac{nV_T \ln(K)}{R}. \quad (8)$$

The effects of CLM and DIBL appear due to the mismatch in the $V_{ds}$ of the current mirrors. We can mathematically show the impact of these second-order effects on the beta-multiplier. Taking into account the differences in $V_{ds}$ of M1, M2, M3 and M4, (8) can be rewritten as

$$I = \frac{nV_T}{R} \left[ \ln(K) + \ln \left( \frac{1 + \alpha |V_{ds2}|}{1 + \alpha |V_{ds1}|} \right) + \ln \left( \frac{1 + \alpha |V_{ds3}|}{1 + \alpha |V_{ds4}|} \right) \right] + \frac{n}{R} \left( V_{ds2} - V_{ds1} \right) + \frac{n_n}{n_p} \left( V_{ds3} - |V_{ds4}| \right). \quad (9)$$

The suffix appended to $V_{ds}$ in (9) represents the $V_{ds}$ of the respective transistors in Fig. 1. The subthreshold slope factor is also differentiated for a PMOS and NMOS transistor as $n_p$ and $n_n$, respectively. The $V_{ds}$ mismatch between the NMOS and PMOS transistors introduces four additional terms in the current. The temperature dependence of $V_{ds}$ for the four transistors can be determined by deriving the $V_{ds}$ of the diode-connected MOSFETs, M1 and M4. There are several assumptions made to simplify the derivation for the temperature dependency of $V_{ds}$. Second-order effects are neglected, and the beta-multiplier is assumed to operate ideally as shown in (8). While $n$ does increase with temperature, it is assumed to be temperature-independent in this derivation. Since M1 is diode-connected, the $V_{ds}$ of M1 is equal to its $V_{gs}$ as shown in (7). The temperature dependencies shown in (3), (4) and $V_T$ along with the current in (8) can be substituted into (7). All the temperature-independent terms in (2) and (6) are grouped into a term $C$ aside from $K$. This results in the following equation:

$$V_{ds1} = nV_T \ln \left( \frac{C ln(K)}{T^{\alpha + 1}} \right) + V_{th}(T_0) - A(T - T_0),$$

$$= V_{th}(T_0) + AT_0 + \left( \frac{n k_B ln(C ln(K))}{q} - A \right) T$$

$$- \frac{n k_B (\alpha + 1)}{q} T ln(T). \quad (10)$$

If the current through both branches of the beta-multiplier are equal, $V_{ds4}$ will have the same relationship with temperature shown in (10), aside from the differences between PMOS and NMOS transistors. It should be noted that in (10) $A$ is a positive coefficient with a typical value of 2 mV/$^\circ$C and $\alpha$ is a negative parameter with a typical value of -1.5. [26]. $C$ is found to be positive but is less than 1; therefore, $n_k B ln(C)/q$ is negative. Equation (10) shows that as temperature increases, the third term will cause the $V_{ds}$ of M1 and M4 to fall. Although the fourth term of (10) increases with temperature since $\alpha$ is negative, its coefficient is much smaller than $A$; therefore, $V_{ds1}$ and $V_{ds4}$ will decrease with temperature. Since the total voltage drop in the left branch of the beta-multiplier is equal to $V_{ds1}$ and $V_{ds3}$, as $V_{ds1}$ decreases with temperature, $V_{ds3}$ must increase with temperature, provided that VDD remains constant. For the right branch of the beta-multiplier, the total voltage drop is the summation of $V_{ds2}$, $V_{ds4}$ and the voltage drop across R ($V_R$). While $V_R$, $n k_B T ln(K)/q$, increases with temperature, the decrease in $V_{ds4}$ with temperature is larger because the coefficient of the third term in (10) is larger than $n k_B ln(K)/q$, therefore, $V_{ds2}$ must increase with temperature. Overall, as the temperature increases, the $V_{ds}$ of M1 and M4 will decrease while the $V_{ds}$ of M2 and M3 will increase.

Variations of $V_{ds}$ across VDD can be determined by finding the output impedance of the MOSFETs in the beta-multiplier. The output impedance of the diode-connected MOSFETs,
M1 and M4, are equal to $1/g_m$, while the output impedance of M3 is $r_o$. M2 is a source-degenerated MOSFET and it has the equivalent output resistance of $r_o + g_m r_o R + R$. M2 and M3 are high impedance, therefore, as VDD increases the majority of VDD will fall across M2 and M3. Since M1 and M4 are diode-connected, the current determines the high impedance, therefore, as VDD increases the majority of current is due to M1 and M4, are equal to 1.$\frac{1}{g_m}$

The principle of operation of the proposed circuit can be explained with the help of the illustration in Fig. 2. The circuit is developed to replace existing conventional reference circuits. The proposed circuit utilizes two independent $g_m$ references with the only difference in the $K$ value (size ratio of two bottom transistor in the beta-multiplier), where $K_a > K_b$, but are otherwise identical. By using two closely matched references, we can ensure the two references share a similar response to PVT variations. This is exploited to minimize the effects of CLM and DIBL by taking the difference in current between the two beta-multipliers to obtain the output $g_m$. To demonstrate this, using (9), the output current of the proposed reference can be shown as

$$I_{out} = \frac{n_a V_F}{R} \left[ \ln \left( \frac{K_a}{K_b} \right) + \ln \left( \frac{1 + \lambda V_{ds2a} + V_{ds1b}}{1 + \lambda V_{ds2b} + V_{ds1a}} \right) \right]$$

$$+ \ln \left( \frac{1 + \lambda V_{ds3a} + V_{ds4b}}{1 + \lambda V_{ds3b} + V_{ds4b}} \right)$$

$$+ \frac{n_a}{R} \left( V_{ds2a} - V_{ds1a} - V_{ds2b} + V_{ds1b} \right)$$

$$+ \frac{n_p}{n_p} \left( |V_{ds3a} - V_{ds4a}| - |V_{ds3b} + V_{ds4b}| \right). \quad (11)$$

To achieve a PVT invariant $g_m$ reference, the logarithmic terms that contain $V_{ds}$ must remain constant, while the terms that show up due to DIBL must vary proportionally to temperature. Through (10), it can be found that the $V_{ds}$ of the same transistor across two beta-multipliers vary similarly over PVT variations. In (10), larger $K$ values increases the third term, which causes $V_{ds}$ of M1 and M4 to increase with $K$, and the $V_{ds}$ of M2 and M3 to decrease with $K$. This is confirmed by the simulation results in Fig. 3, where the number in the subscript indicates the corresponding MOSFET in Fig. 1 and the subscript $a$ and $b$ represents the beta-multiplier designed with a $K$ value of $K_a$ and $K_b$, respectively. Since the effect of PVT variation on $K$ can be neglected, changing the $K$ value creates a shift in the temperature and voltage plots and does not significantly affect the relationship of $V_{ds}$ to VDD and temperature in (10). The simulations results shown in Fig. 3 further confirms that the $V_{ds}$ of the same transistor across two beta-multiplier, designed with different $K$ values, vary with a similar relationship across VDD and temperature. The variations of $V_{ds}$ produce two significant results. First, the second and third logarithmic terms of (11), which contain $V_{ds}$, will remain relatively constant over PVT variations due to the similar relationship of $V_{ds}$ and $V_{ds}$ over VDD and temperature. This will minimize the effects of CLM on the proposed reference. Second, since modifying the $K$ value shifts the $V_{ds}$ curves over temperature and voltage, the difference in $V_{ds}$ of the same transistor across the beta-multiplier will exhibit lower second-order temperature variations. The summation of the $V_{ds}$ terms within the round brackets of (11) produces an approximately proportional relationship to temperature and due to the subtraction, second-order temperature variations are reduced, while the combined $V_{ds}$ terms are relatively constant across voltage variations. Therefore, PVT variations due to DIBL are also minimized.

As briefly mentioned in Section II, the subthreshold slope factor depends on temperature and voltage, therefore, requires further consideration. $n$ can be determined from the subthreshold slope of the MOSFET and is found to increase with temperature and voltage as shown in Fig. 4a and 4b. Furthermore, $n$ for a PMOS and NMOS transistor shows slightly different dependencies to temperature and voltage as shown in Fig. 4c. The PVT dependency of the subthreshold slope factor and the differences in its dependency between a PMOS and NMOS transistor will introduce PVT variations through the $n_n$ and $n_p$ factors in (11). These slight temperature and voltage variations limit the precision of the output $g_m$. To address the effects of the $n_n$ factor, the dependency on the NMOS subthreshold slope factor is minimized only when the output of both independent references are proportional to $n_n$. This requires the two independent to share the same design and to
be matched by enforcing the only difference between the two references to be the value of $K$. This allows the output $g_m$ to be insensitive to $n_n$ when the output is taken through an NMOS transistor, which minimizes the dependency to $n_n$ as evident in (5). As for the $n_n/n_p$ factor, by making the current in the two branches of the beta-multiplier equal, this will match the $V_{ds}$ of the PMOS transistors, therefore, isolating the PVT variations of the $n_n/n_p$ factor and removing the contribution of $V_{ds3a}/4a$ and $V_{ds3b}/4b$. The resulting $g_m$ that is produced by the above analysis reduces (11) to:

$$g_{mout} = \frac{1}{R} \left[ ln\left(\frac{K_a}{K_p}\right) + ln\left(\frac{1 + \lambda V_{ds2a} + V_{ds1b}}{1 + \lambda V_{ds2b} + V_{ds1a}}\right) \right] + \frac{n_n}{n_n VT R} \left( V_{ds2a} - V_{ds4a} - V_{ds2b} + V_{ds1b} \right). \quad (12)$$

Since the logarithmic terms are insensitive to PVT variations, while the last term varies proportionally to temperature, this produces the desired PVT-invariant $g_m$. Fig. 5 and 6 demonstrate the reduced sensitivity of the proposed reference to PVT variations that show the simulated $g_m$ across temperature, voltage and process corners. As shown in Fig. 5, the divergence of $V_{ds}$ of the PMOS and NMOS transistor pairs in (9) causes $g_mK_b$ and $g_mK_a$ to increases across both temperature and voltage. By taking the difference between the $g_m$ in the two beta-multiplier, $g_{mout}$, the $g_m$ of $Mbias$, has a flatter response over both temperature and voltage. Furthermore, inter-die process variations are reduced by taking advantage of the similar response of the beta-multipliers to process corners, a result of the matched design of the beta-multipliers, indicated by the tighter grouping of $g_m$ curves.

The improvements in the simulated $g_m$ are further observed in Fig. 6, which shows a surface plot of $g_m$ of the proposed reference and a single beta-multiplier in the form shown in Fig. 9, with a $K$ value of 9 to produce a similar output, across temperature and VDD. The proposed reference shows a significantly more stable $g_m$ output, with a lot of the variations occurring from 0.5 to 0.6 V since this region is close to the minimum operating voltage. Whereas the single beta-multiplier shows significant variations across VDD and temperature, with the only exception from 1 to 1.2 V where
Fig. 7. \( g_m \) dependence over (a) temperature for a given VDD (b) VDD for a given temperature.

Fig. 8. \( g_m \) dependence over (a) temperature for a given VDD (b) VDD for a given temperature when the body of M2a/b is connected to ground.

The second-order effects of the MOSFET cancel out across temperature by coincidence.

The variation of \( g_m \) in the surface plots can be quantified through the maximum positive/negative variation (\( \pm \% \)) of \( g_m \) with respect to the mean. Fig. 7a and 7b plots the \( \pm \% \) error over temperature at indicated VDDs and VDD at indicated temperatures, respectively. In addition, \( \pm \%g_m \) is also evaluated for the proposed circuit across the five process corners. The \( g_m \) of the proposed reference shows a minimum variation of \( \pm 0.19\% \) over temperature at 1.3 V VDD and a minimum variation of \( \pm 1.41\% \) over VDD at 30°C. The only occurrence where \( \pm \%g_m \) over temperature exceeds \( \pm 1\% \) is at 0.5 V VDD for FS and SS process corners due to the higher minimum operating voltage at these corners. Likewise, the increase in operating voltage at these corners also increases the \( \pm \%g_m \) over VDD. Without accounting for the increase in operating voltage, the simulation of the proposed circuit shows a maximum variation of \( \pm 0.62\% \) over temperature and \( \pm 1.92\% \) over VDD. While the conventional circuit was able to achieve a minimum variation of \( \pm 0.15\% \) over temperature at a supply voltage of 1.1 V, due to the second-order effects of the MOSFET cancelling out by coincidence as mentioned, it shows significant degradation over the entire VDD range, with a maximum variation of \( \pm 2.2\% \) over temperature at a supply voltage of 0.5 V. Variations over VDD is significantly worse with a minimum variation of \( \pm 8.74\% \) over VDD. These simulations showcase the potential improvements of the proposed reference over the conventional reference.

The above simulations and analysis are obtained by shorting the body and source of M2a and M2b. This requires a deep n-well transistor that may not be feasible in a standard CMOS process. Fig. 8 demonstrates the PVT variations of the proposed and conventional circuits if they are implemented in a standard CMOS process, where the body of all PMOS and NMOS transistors are connected to VDD and ground, respectively. In this configuration, while the proposed circuit does exhibit higher PVT variations due to the body effect and increased sensitivity to \( n \), the results are still promising.

A. Circuit Design

As described above, reducing the PVT variations of \( n \) partially requires the current in both branches of the beta-multiplier to be equal. This should be enforced by the PMOS current mirror of the beta-multiplier, however, a simple current mirror cannot maintain equal current in the two branches because of the low output impedance of short-channel MOSFETs. Using a cascode configuration or an op-amp to equalize the currents in both branches is not desirable due to a higher minimum required voltage and lower power efficiency. Therefore, these configurations are excluded to prevent additional power consumption in the design. The self-cascode transistor, otherwise called a composite transistor, where two transistors are connected in series with a shared gate connection can be used in this situation. The use of the self-cascode transistor was first demonstrated in [27] to work above the threshold voltage, however, it has been shown to work in the subthreshold region as well [28]–[30]. By sizing the top (bottom) transistor to be \( m \) times wider than the bottom (top) transistor for NMOS (PMOS) transistors, a high...
output impedance can be obtained, while enabling low voltage operation. The larger the \( m \) value, the higher the output impedance that can be obtained. This configuration is used for the top PMOS current mirror to improve current tracking in the beta-multiplier, as shown in Fig. 9.

To subtract the outputs of the two beta-multipliers, their currents are first copied out using the self-cascode PMOS current mirror shown in Fig. 9. The output currents of the two beta-multipliers are shown as \( I_{Ka} \) and \( I_{Kb} \) in Fig. 10. An additional current mirror, shown in Fig. 10 as \( M6 \) to \( M9 \), is used to mirror \( I_{Kb} \) into the same branch as \( I_{Ka} \) to take the difference in the current [31]. This allows one of the beta-multipliers to source the current and the other beta-multiplier to sink the current. The difference in current between the two beta-multipliers is passed through a transistor, \( M_{bias} \), that can bias the desired device in a similar fashion to conventional biasing methods.

The current mirror for the subtraction operation is implemented using a low voltage cascode current mirror due to the low voltage requirement and the high output impedance associated with the cascode design. The bias voltage for the top transistors in the low voltage cascode is provided by using a fraction of the current, \( I_{Ka} \), by sizing the PMOS transistors to be approximately 1/6 of the original. A series of two diode-connected transistors, \( MB2 \) and \( MB3 \), is used to set the bias voltage. The resulting current subtractor is shown in Fig. 10.

A start-up circuit is necessary to ensure that the beta-multiplier does not remain in the zero-current operation point and operates at the desired operation point as the circuit is powered on [8]. The start-up circuit proposed in [9] is implemented in this design and is composed of two transistors and a capacitor, as shown in Fig. 9. The capacitor in the start-up circuit acts as a short circuit as the supply voltage ramps up, this causes \( V_s \) to rise with the supply voltage. The transistor connected between the gates of the PMOS and NMOS mirror turns on as a result of the applied gate bias. Current flows between \( V_x \) and \( V_y \), pulling \( V_x \) and \( V_y \) up and down respectively. This causes the transistors to turn on, allowing the beta-multiplier to operate at the desired operating point. At steady-state, the capacitor isolates the beta-multiplier from the start-up circuit to limit power draw and to prevent the start-up circuit from affecting the PVT variations of the beta-multipliers.

The complete proposed constant \( g_m \) reference circuit is shown in Fig. 11. The proposed \( g_m \) reference circuit is a standalone circuit and does not require external current references, clock signals and op-amps. The output current is proportional to \( \ln(K_a/K_b) \), therefore, the selection of \( K_a/K_b \) will determine the output current. A small \( K_a/K_b \) will reduce the overall power consumption of the circuit at the expense of power efficiency. The opposite is true if \( K_a/K_b \) is large. To balance the total power consumption with power efficiency, \( K_a = 18 \) and \( K_b = 2 \) were chosen for the final design. It should be noted that while these \( K \) values were selected for fabrication, the proposed design can minimize PVT variations across various \( K_a/K_b \) and \( R \) values.

The sizes of the transistors in Fig. 11 are listed in Table I.
closely identical to cancel out the second-order effects and for the current subtractor to replicate the currents of the beta-multipliers, it is important to minimize the effects of mismatch in the layout. Using proper layout techniques will ensure the proposed reference works as intended. The use of multi-finger transistors with dummy gates in a common-centroid arrangement is used to reduce the mismatch in the beta-multipliers [8]. All PMOS and NMOS transistors shown in Fig. 11 have their body connected to VDD or ground, respectively, aside from M2a and M2b with a shorted body-source connection using deep n-well transistors.

V. Measured Results

The proposed reference is fabricated in TSMC’s 130 nm CMOS process. A micrograph of the fabricated die, measuring 1 mm by 1.5 mm, containing six reference circuits is shown in Fig. 12. The six references circuits are identical in design, where the only difference is that the four references placed at the corners of the die have the current subtractor and the beta-multipliers aligned side-by-side in the layout, while the two references in the middle of the die have the current subtractor and the beta-multipliers aligned back-to-back in the layout. The fabricated dies are directly bonded to a FR-4 PCB. To focus on validating the simulation result that demonstrates the reduced PVT variations that arise due to second-order effects of the MOSFET, the resistors shown in Fig. 11 are implemented off-chip using temperature-insensitive 96 kΩ 0805 surface-mounted resistors because of the high PVT variations of on-chip resistors. Performing a Monte Carlo mismatch simulation and process corner simulation with on-chip resistors, show that \( g_m \) varies with a standard deviation of 15.7 nS while the resistance of on-chip resistors can vary as much as ±20% over process corners. Since the output \( g_m \) is proportional to \( 1/R \), the variations in resistance due to temperature and manufacturing will directly translate to variations in \( g_m \). Second-order low-pass filters (LPF) are implemented on the PCB and connect to the VDD and output voltage of Mbias to facilitate measurements. To verify the results found in simulation, the proposed reference is tested within a Tenney® environmental test chamber with the use of two source measure units (SMU), a Keithley 236 and Keithley 2400. The diode-connected voltage and current of the Mbias transistor in Fig. 11 are measured using the two SMUs, which are used to determine the output \( g_m \) of the proposed reference through (5). Measurements are made by varying the supply voltage from 0.4 V to 1.7 V while the circuits are subjected to temperatures from -30 to 120°C. A total of 16 circuits across 3 dies on different wafers are measured and analyzed, 2 of the circuits were non-functional due to electrostatic discharge. The measured \( g_m \) is plotted in Fig. 13 vs. VDD at six temperatures for all circuits, which also displays the average ±% \( g_m \) over VDD for the 16 references and the ±% \( g_m \) variation across the circuits. From the average
variation over VDD evaluated at six temperatures, $g_m$ shows smaller variations over VDD at higher temperatures. This is in agreement with the simulation result shown in Fig. 7b. As for the variation found between the fabricated references, a maximum and minimum variation of $\pm2.98\%$ and $\pm1.34\%$ are found. The measurements verify the stability of the output $g_m$ found in simulation across temperature, VDD and process. As mentioned in Section IV, most of the variation over VDD
occurs below 0.6 V because the minimum operating voltage is experimentally determined to be approximately 0.5 V before the output $g_m$ settles. The minimum operating voltage of the proposed circuit is determined by the required diode-connected voltage of M1a/M1b and to place M3a/M3b in the subthreshold saturation region in Fig. 11. The variation across the 16 circuits is found to be higher than the variation seen across process corners because of the introduction of intra-die variations from process mismatch. While the proposed circuit reduces the variation across process corners by design, process mismatch is only accounted for in the layout of the circuit. Further improvements in the layout can reduce this variation. As a result of mismatch, as well as errors introduced in testing such as variations in temperature, current leakage through the LPF filter at the output and slight differences in $R$ over temperature, both the variation of $g_m$ over temperature and VDD, most notably temperature, shows an increase in comparison to the results found in simulation. The passive components for testing were carefully selected, however, there were still small differences in the resistance over temperature. The distribution of the output $g_m$ of the proposed reference over temperature and voltage is shown in Fig. 14a. Using the same analysis performed in simulation, the ±% error is calculated over temperature and VDD and is reported in Fig. 14b and 14c for the fabricated circuits. A nominal $g_m$ of 21.93 μS is measured over 768 data points with a standard deviation of 0.38 μS. An average variation of ±0.8% with a standard deviation of ±0.23% over temperature and ±1.97% with a standard deviation of ±0.56% over VDD is found.

Table II compares this proposed $g_m$ reference to other prior works. While some works on $g_m$ references have prioritized the lowest power consumption, in Table II, the efficiency of $g_m$ reference circuits was evaluated using a $g_m$/power metric, because of the focus on $g_m$ efficiency in the subthreshold region for MOSFETs. This metric for transistors is taken and applied to the total power consumed by reference circuits to evaluate their efficiency. The results of the proposed circuit in Table II are shown when operating nominally at 0.5 and 1.1 V, and the average ±% $g_m$ and power consumption across 16 circuits are reported here. Supply variations of the proposed circuit show higher ±% $g_m$ variations compared to other works. However, the proposed circuit was evaluated over a larger voltage range than most works, and most of the variation is attributed to operating from 0.5 to 0.6 V. If the voltage range is redefined from 0.6 to 1.7 V, there is an average $g_m$ variation of ±1.41%. The proposed $g_m$ reference shows the least variations over temperature against other prior works with measurement results, while again maintaining a larger temperature range than most works. Comparison over simulations, also shows that our proposed reference has the least variation over temperature. A simulated dc power supply rejection ripple (PSRR) for the proposed circuit was found to be −103 dB. Most notable is the efficiency in generating the output $g_m$ compared to other works at both operating voltages; the output $g_m$ produce for the given power is higher than other reported $g_m$ references. The high efficiency of the proposed reference circuit is helped by operating the proposed reference in the subthreshold region, the low operating voltages and by using passive resistors rather than the active resistors and

| Ref. | Process | Sim./ Meas. | Temp. Range (°C) | Voltage Range (V) | ±%$g_m$ over VDD | Nom. $g_m$ | ±%$g_m$ over Temp. | Power (μW) | Area (mm²) | PSRR (dB) | $g_m$/power
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>This Work</td>
<td>130 nm</td>
<td>Meas.</td>
<td>-30 to 120</td>
<td>0.5 to 1.7</td>
<td>2 (1.5)</td>
<td>21.46 μS$^a$</td>
<td>0.87$^a$</td>
<td>1.95 μW$^a$</td>
<td>0.028</td>
<td>-103$^d$</td>
<td>11.01$^a$</td>
</tr>
<tr>
<td>[10]</td>
<td>180 nm</td>
<td>Sim.</td>
<td>20 to 80</td>
<td>1.2 to 1.8</td>
<td>1</td>
<td>22.12 μS$^b$</td>
<td>0.77$^b$</td>
<td>4.85 μW$^b$</td>
<td>-</td>
<td>-</td>
<td>4.56$^b$</td>
</tr>
<tr>
<td>[11]</td>
<td>180 nm</td>
<td>Meas.</td>
<td>25 to 100</td>
<td>1.8</td>
<td>-</td>
<td>1.41 μS$^c$</td>
<td>1.4</td>
<td>1.44 μW</td>
<td>0.012</td>
<td>-106</td>
<td>0.98</td>
</tr>
<tr>
<td>[12]</td>
<td>0.35 μm</td>
<td>Meas.</td>
<td>20 to 80</td>
<td>2.7 to 3.5</td>
<td>1.3</td>
<td>284 μS$^b$</td>
<td>1.1</td>
<td>19 μW</td>
<td>0.64</td>
<td>-</td>
<td>0.015</td>
</tr>
<tr>
<td>[13]</td>
<td>65 nm</td>
<td>Sim.</td>
<td>-20 to 110</td>
<td>0.4 to 1.2</td>
<td>6.15$^e$</td>
<td>10.5 mS$^d$</td>
<td>2.6$^f$</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[14]</td>
<td>0.5 μm</td>
<td>Sim.</td>
<td>-30 to 110</td>
<td>1.1 to 1.7</td>
<td>-</td>
<td>69.2 nS$^e$</td>
<td>0.76$^e$</td>
<td>110.6 nW</td>
<td>-</td>
<td>-</td>
<td>0.63</td>
</tr>
<tr>
<td>[19]</td>
<td>65 nm</td>
<td>Sim.</td>
<td>-60 to 130</td>
<td>2.5</td>
<td>-</td>
<td>5.002 μS$^e$</td>
<td>0.22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[20]</td>
<td>180 nm</td>
<td>Sim.</td>
<td>-25 to 125</td>
<td>1.0 to 2.0</td>
<td>-</td>
<td>83.5 μS $^e$</td>
<td>1.02</td>
<td>486 μW</td>
<td>0.264</td>
<td>-</td>
<td>0.17</td>
</tr>
<tr>
<td>[22]</td>
<td>180 nm</td>
<td>Sim.</td>
<td>-40 to 85</td>
<td>1.5 to 2.5</td>
<td>0.55$^e$</td>
<td>165 μS</td>
<td>3.55</td>
<td>149.4 μW</td>
<td>-</td>
<td>-</td>
<td>1.1</td>
</tr>
<tr>
<td>[32]</td>
<td>180 nm</td>
<td>Meas.</td>
<td>25 to 100</td>
<td>1.8</td>
<td>-</td>
<td>210 μS$^e$</td>
<td>3.4$^f$</td>
<td>136 μW</td>
<td>0.023</td>
<td>-</td>
<td>1.54</td>
</tr>
<tr>
<td>[33]</td>
<td>150 nm</td>
<td>Sim.</td>
<td>-40 to 125</td>
<td>1.52 to 1.68</td>
<td>0.8</td>
<td>860 ps$^e$</td>
<td>0.63</td>
<td>9 nW</td>
<td>-</td>
<td>-</td>
<td>0.096</td>
</tr>
</tbody>
</table>

$^a$ Operating at 0.5 V and 30 °C temperature.
$^b$ Operating at 1.1 V and 30 °C temperature.
$^c$ Calculated for voltage range from 0.6 to 1.5 V.
$^d$ Simulated result.
$^e$ Maximum ±%$g_m$ vs. VDD and process for a voltage range from 0.54 to 0.66 V.
$^f$ Maximum ±%$g_m$ vs. temperature and process.
$^g$ Exaggerated from given results.
trimming circuits that other works have explored to reduce the PVT variations of on-chip resistors [9]–[12], [22]–[25], [32]–[34].

VI. CONCLUSION

Constant subthreshold $g_m$ reference circuits show increased susceptibility to PVT variations because of second-order effects, such as CLM and DIBL. In this paper, the effects of CLM and DIBL are discussed. The proposed constant $g_m$ reference circuit addresses these issues by subtracting two independent references to cancel out the effects of CLM and DIBL without using long-channel transistors. By closely matching the references, the PVT variations of $n$ are also minimized. The resultant $g_m$ reference circuit was able to produce a stable $g_m$ over a wide voltage and temperature range of 0.5 to 1.7 V and $-30$ to $120^\circ$C, respectively. The proposed circuit demonstrates the smallest variation over temperature and the highest efficiency compared to other works that have been fabricated and tested. While the proposed reference can produce an insensitive $g_m$ through $M_{bias}$, it does not guarantee that the device biased by $M_{bias}$ will also have an insensitive $g_m$ due to differences in $V_{ds}$ with the driven device. In this case, $M_{bias}$ can be replaced with a cascode transistor, or other methods need to be found to control the $V_{ds}$ of the driven device. Further work can be done to eliminate the use of external resistors by exploring methods to replace them with integrated resistors realized by active resistor circuits or work to further minimize the effects of mismatch.

REFERENCES


**Martin Lee** received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Alberta, Edmonton, AB, Canada, in 2017 and 2020, respectively, where he is currently pursuing the Ph.D. degree in electrical engineering. His research interests include the design of analog, radio frequency, PVT-invariant, and subthreshold CMOS integrated circuits and systems.

**Kambiz Moez** (Senior Member, IEEE) received the B.Sc. degree in electrical engineering from the University of Tehran, Tehran, Iran, in 1999, and the M.Sc. and Ph.D. degrees from the University of Waterloo, Waterloo, ON, Canada, in 2002 and 2006, respectively. Since January 2007, he has been with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada, where he is currently working as a Professor. His research interests include the analysis and design of analog, radio frequency, and millimeter-wave CMOS integrated circuits and systems for variety of applications, including wired/wireless communications, biomedical imaging, instrumentations, radars, and power electronics. He is a Registered Professional Engineer in the province of Alberta. He is serving as an Associate Editor for *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS and Electronics Letters (IET)*.