# A Wideband Frequency Divider With Programmable Odd/Even Division Factors and Quadrature/Symmetrical Outputs 

Nasrin Rezaei-Hosseinabadi ${ }^{\ominus}$, Member, IEEE, Rasoul Dehghani ${ }^{\circledR}$, S. Ali Khajehoddin ${ }^{\oplus}$, Senior Member, IEEE, and Kambiz Moez ${ }^{\odot}$, Senior Member, IEEE


#### Abstract

An injection-locked frequency divider (ILFD) with odd/even division factor and wide locking range over process and temperature variations is presented. To enhance the locking range of the frequency divider and generate accurate quadrature with $50 \%$ duty cycle outputs, a comprehensive analysis of the frequency divider to find the optimal phase sequence for two, three and five division ratios is provided. Generating quadrature and symmetrical outputs with simultaneous realization of even and odd division ratios at low power is the main challenge that is addressed in this paper as the power consumption of existing quadrature circuits is an order of magnitude higher than that of the proposed ILFD. The ILFD is designed and simulated in a 65 nm CMOS technology and the analytical results verified by the circuit simulation results. Post layout simulation results show that the locking range of the divider without any tuning is from 5.4 GHz to $8.5 \mathrm{GHz}, \mathbf{1 . 1} \mathrm{GHz}$ to $\mathbf{6 . 1} \mathrm{GHz}$ and 0.1 GHz to 5.3 GHz in divide-by-five, three and two mode for $0 \mathbf{d B m}$ injection signal level, respectively. The phase deviation of the quadrature outputs for dividers is less than $1.8^{\circ}$ and the deviation of duty cycle from $\mathbf{5 0 \%}$, is less than $\mathbf{0 . 4 \%}$.


Index Terms-Injection locked frequency divider, odd/even division factor, optimum injection phases, quadrature outputs, symmetrical outputs.

## I. Introduction

FREQUENCY dividers are the essential building blocks of frequency synthesizers widely used in wireless communication systems [1], [2]. To answer the demand for higher wireless data rates, the future generation wireless transceivers need to operate in a multi-band and multi-standard environment [3]. Having access to frequency dividers with versatile even and odd division ratios will significantly simplify the design of these complex transceivers [4]-[6]. Injection-locked frequency dividers (ILFD) are among the lowest power consuming circuits of the reported frequency dividers even at high frequencies but often have limited locking ranges particularly

Manuscript received August 28, 2019; revised January 10, 2020; accepted January 13, 2020. This article was recommended by Associate Editor P. P. Sotiriadis. (Corresponding author: Nasrin Rezaei-Hosseinabadi.)

Nasrin Rezaei-Hosseinabadi and Rasoul Dehghani are with the Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan 84156-83111, Iran (e-mail: n.rezaei@iut.ac.ir; dehghani@iut.ac.ir).
S. Ali Khajehoddin and Kambiz Moez are with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB T6G 2R3, Canada (e-mail: khajeddin@ualberta.ca; kambiz@ualberta.ca).
Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TCSI.2020.2968181
for dividers with odd division ratios [6-10]. For widespread deployment of low-power ILFDs in multi-standard and multiband applications, the following performance parameters of the ILFDs needs to be enhanced as described below:

- Wide locking range: frequency dividers need to have wide locking range even in the presence of severe process, voltage, and temperature (PVT) variations in advanced semiconductor processes for robust operation in the desired frequency band [7], [10]. A solution for extending the locking range is to apply the injections signal to several nodes of the circuits [11]-[13].
- Quadrature outputs: modern transceiver architectures requiring quadrature modulations need to use local oscillator capable of producing quadrature signals [14]. Producing exact orthogonal signals in the frequency divider remarkably rejects the image frequency at the mixer output and reduces the adjacent channel spurious [5], [14], [15].
- Quadrature inputs: for dividers following a unit with quadrature outputs, employing the quadrature signals as an input, eliminates the dummy dividers improving I-Q loading mismatch and area and power consumption [12], [14], [16]-[18].
- Symmetrical outputs: output signals of frequency divider with $50 \%$ duty cycle, is critical for spurious response, timing and noise performance of the mixers [5], [19].

Popular ring-based ILFDs with odd division factor in the literature use $2 \mathrm{n}+1$ stages to implement an odd division factor making the generation of quadrature outputs impossible [20], [21]. In [15], a feedback circuit is proposed for a divide-by-3 frequency divider, in which the phase difference between two outputs is set to $90^{\circ}$ by adjusting the relative delay time between two quadrature voltages. Recently published LC-based ILFD use one or more inductors with larger chip area, however they are still unable to produce quadrature outputs [1], [9], [22]. The ring-based divider occupies less chip area and has a lower susceptibility to electromagnetic interference (EMI), when compared with LC-oscillator based dividers [7], [9]. More importantly, pervious works on divide-by-odd and even circuits are not capable of providing output signals with $50 \%$ duty cycle at low power level [5], [23]. The digital architectures presented
in [5] can produce quadrature and symmetrical output voltages at power consumption of 12.6 mW . In [16], the divide by three and five regenerative frequency dividers with quadrature input-quadrature output feature are presented but their power consumption are 10.2 mW and 14.8 mW , respectively.

In this paper, a single structure is proposed to realize different frequency divisions including two, three and five ratios just by changing the injection signals phase sequence without needing to apply any change to the divider hardware. This feature is applicable in software-defined radio (SDR) and prescalars. Unlike recent published divide-by-odd dividers circuits [1]-[3], [6], [8], [10], [24], the proposed frequency divider is inductor-free which can be implemented in a smaller chip area reducing the fabrication cost. Division by odd and even number is attainable because odd and even harmonic components are self-generated in the proposed circuit. Analytical results of proposed frequency divider show that to have a quadrature/symmetrical outputs in a wide frequency range, injection signals with quadrature phases for a divider with three and five division ratios and differential phases for a divider by two are required.

In order to enhance the locking range, multiple-input injection technique with optimized phases to increase the strength of the required harmonic related to division factor is used. The optimal phase sequences also guarantee to have quadrature and symmetrical signals at the divider outputs. A comprehensive analysis is performed to reveal the effect of optimal phase sequences on division ratios, output voltages parameters such as orthogonality, $50 \%$ duty cycle, amplitude mismatch, and locking range of the frequency divider. The main features of the proposed ILFD circuit are generating quadrature and symmetrical outputs at low power level for both divide-by-odd and divide-by-even factors in a wide locking range frequency. Simultaneous realization of even and odd dividers as well as quadrature and symmetrical output features at low power have not been reported in previously published works.

## II. Ring Oscillator-Based frequency Divider

## A. Concept of Injection Locked Frequency Divider

In a ring-based ILFD with division factor of N , the input injection signal frequency, $\omega_{i}$ is mixed with harmonics generated by the circuit nonlinearity to obtain the stable output frequency $\omega_{0}=\omega_{i} / N$. In the locked condition, at the circuit operating frequency, $\omega_{0}$ we have [12]:

$$
\begin{align*}
& \omega_{i}-(N-1) \omega_{o}=\omega_{o} \rightarrow \omega_{o}=\frac{\omega_{i}}{N}  \tag{1}\\
& (N+1) \omega_{o}-\omega_{i}=\omega_{o} \rightarrow \omega_{o}=\frac{\omega_{i}}{N} \tag{2}
\end{align*}
$$

Therefore, to have division factor of N , the harmonics terms with frequencies of $(N-1) \omega_{o}$ and $(N+1) \omega_{o}$ are needed. For instance, to produce a divide by 2, the odd harmonics of $\omega_{o}$ and $3 \omega_{o}$ are required.

To implement an ILFD with even division factor, a sourcecoupled differential pair is used in which the injection signal is applied through tail transistor, $M_{t}$ as shown in Fig. 1(a). The differential output voltage of pervious stage, $v_{o}$ is applied to the gate terminals of differential pair transistors, $M_{1}$ and $M_{2}$.


Fig. 1. (a) A source coupled differential pair that represents a stage in the ring-based ILFD, (b) an equivalent circuit model with symmetrical switch control signal.


Fig. 2. Two-stage differential ring-based frequency divider.

In this circuit, the differential pair approximately plays the role of a switch to steer the input injection signal toward the output during the half cycle of the output signal as shown in Fig. 1(b) where $T_{o}$ and $I_{i}$ are output signal period and current signal of tail transistor, respectively [12], [25].

Since symmetrical pulse generates only odd harmonics, mixing action of the differential pair leads to generation of intermodulation components of $\omega_{i}-(2 n+1) \omega_{o}$. In the steadystate operation, these components should be equal to $\pm \omega_{o}$ and thus the loop sustains its oscillation at $\omega_{i} / 2 n$ indicating that the circuit operates as an even frequency divider. Here the differential pair as a nonlinear block generates only odd harmonics of $\omega_{o}$ and as a result the circuit is not able to divide by odd factors. A frequency divider with odd division factor is attainable if we could somehow produce intermodulation component of $\omega_{i}-2 n \omega_{o}$; E.g. having a switch in the equivalent circuit model which is controlled by an asymmetrical pulse. Denoting the output signal period as $T_{o}=2 \pi / \omega_{o}$, both even and odd harmonics components can be generated if the conduction time of the switch is set on $\beta T_{o}$ where $\beta \neq 0.5$.

First Stage


Fig. 3. Proposed frequency divider for even and odd division ratios.

## B. Proposed Programmable Frequency Divider With Odd and Even Division Factors

Multi injection is a commonly used technique in ILFDs to widen the locking range frequency of them. Fig. 2 shows a ring-based ILFD with multiple injection current sources. These current sources represent the generated currents in the drain of injection transistors when the injection voltage sources are applied to their gates. By using multiple phasecorrelated injection signals, it is possible to increase the range of operation frequency of the divider. The proposed ILFD can be regarded as a two-stage differential ring oscillator with a negative feedback path to provide the required condition for a sustained oscillation.

The circuit of the proposed frequency divider that can divide by 2, 3, 5, is shown in Fig. 3. The circuit has two stages that are connected to each other as shown in Fig. 2. Each stage consists of two CMOS inverter in series with two upper and lower injection MOS transistors. In each stage, the CMOS cross-couple inverter through a positive feedback mechanism provides two high speed differential output voltages. These back to back connected inverters are marked in blue rectangular in each stage of Fig. 3. To have similarity between two stages, the size of the corresponding transistors in each stage is considered equal. Injection sources with gray color are applied to the gate terminals of injection transistors through coupling capacitors. They are sinusoidal waveforms with the same amplitude and different phases. By using multiple phasecorrelated injection signals, it is possible to increase the range of operation frequency of the divider. The gate bias voltage

Second Stage

of the upper and lower injection transistors, i.e., $\mathrm{M}_{\mathrm{c}}, \mathrm{M}_{\mathrm{cA}}$, $M_{d}, M_{d A}$ and $M_{a}, M_{a A}, M_{b}, M_{b A}$, are denoted by $V_{d c, u}$ and $\mathrm{V}_{\mathrm{dc}, 1}$, respectively. These voltages are generated from supply voltage, $V_{d d}$.
By considering the negative feedback in circuit, in order to achieve quadrature outputs, each stage should provide exactly $90^{\circ}$ phase shift which can be obtained by using an optimum phase sequence for the input injection signals.

Suppose the divider operates in the locked condition with appropriate phase sequence for the injection signals to have quadrature outputs and have similar condition for each stage. Therefore, the voltages and currents of two stages have exactly $90^{\circ}$ phase shift with respect to each other. Fig. 4(a) shows two output voltages of $v_{o 1}$ and $v_{o 2}$ with $90^{\circ}$ phase shift. $v_{o 1}$ and $v_{o 2}$ are defined as $v_{o 1} v_{o 1}^{+}-v_{o 1}^{-}$and $v_{o 2} v_{o 2}^{+}-v_{o 2}^{-}$, respectively. In this case, the operation of the circuit can be considered in four phases based on the values of $v_{o 1}$ and $v_{o 2}$ in relation to two threshold voltages shown in Fig. 4(a). $V_{t 1}$ is the threshold voltage for which the CMOS inverter transistors start conducting and $V_{t 2}$ specifies the minimum required drain to source voltage to keep the injection transistors in saturation region. The values of $V_{t 1}$ and $V_{t 2}$ depend on the circuit structure and transistors sizing.

Four phases of circuit operation that overlap each other are described below:

- Phase I: when the differential output voltage $v_{o 2}$ is lower than threshold voltage of $V_{t 1}\left(v_{o 2}<V_{t 1}\right), \mathrm{M}_{\mathrm{p} 2,1}$ and $\mathrm{M}_{\mathrm{n} 1,1}$ are on and the injection current through $\mathrm{M}_{\mathrm{a}}$ and $\mathrm{M}_{\mathrm{cA}}$ transistors increases $v_{o 1}$. This phase will continue as long


Fig. 4. (a) Quadrature output of $v_{o 1}(t)$ and $v_{o 2}(t)$, (b) switching functions of $S_{i}(t)(\mathrm{i}=1,2,3,4)$.
as $v_{o 1}<V_{t 2}$. The duration of this phase has been shown with the red circle markers in Fig. 4(a) and with function of $S_{1}(t)$ in Fig. 4(b).

- Phase II: By increasing $v_{o 1}$, after one-quarter of the output period, $T_{o}$ when $v_{o 1}$ becomes greater than $-V_{t 1}$, the injection current through $\mathrm{M}_{\mathrm{d}}$ and $\mathrm{M}_{\mathrm{bA}}$ transistors increases $v_{02}$. This phase will continue until $v_{02}$ reaches $V_{t 2}$. The duration of this phase has been shown with the red diamond markers in Fig. 4(a) and with function of $S_{2}(t)$ in Fig. 4 (b).
- Phase III: After one-quarter of the output period, when the both conditions of $v_{o 2}>-V_{t 1}$ and $v_{o 1}>-V_{t 2}$ are met, the injection current through $\mathrm{M}_{\mathrm{c}}$ and $\mathrm{M}_{\mathrm{aA}}$ transistors is injected to the node of $v_{o 1}$. The duration of this phase has been shown with the red cross markers in Fig. 4(a) and with function of $S_{3}(t)$ in Fig. 4(b).
- Phase IV: The last phase starts when $v_{o 1}<V_{t 1}$ and continues until $v_{o 2}>-V_{t 2}$. In this phase the injection current through $\mathrm{M}_{\mathrm{b}}$ and $\mathrm{M}_{\mathrm{dA}}$ transistors is injected to the node of $v_{02}$. The duration of this phase has been shown with the red square markers in Fig. 4(a) and with function of $S_{4}(t)$ in Fig. 4(b).
In the circuit of Fig. 3, each injection device is controlled by an unsymmetrical switching function shown in Fig. 4(b). There are both odd and even harmonics in the spectrum of
an unsymmetrical square wave. This property provides the possibility of using this topology as a frequency divider with both even and odd division factors. In the following section, the optimum phase sequence for injection signals is obtained in such a way that the circuit can operate as a frequency divider with different division factors of 2,3 , and 5 while it is able to work on a wide range of input injection frequency with quadrature and symmetrical outputs.

The parameter $\alpha$ shown in Fig. 4(b) depends on the output signal phase and because its value does not impact on the calculation of the optimum phase sequence of the injection signals, we take $\alpha=0$.

## III. Calculation of Optimal Injection Phases Providing Multi-Division Factors and Quadrature Outputs

Fig. 5 shows the descriptive model of the frequency divider in which current sources are the current of injection transistors and switches with defined control sequences are determined by the operation mode of the circuit. According to the conduction mode of transistors in four phases, we can suppose that the currents of the injection transistors are multiplied by different switching functions as depicted in Fig. 5. For instance, the currents of two injection transistors of $\mathrm{M}_{\mathrm{a}}$ and $\mathrm{M}_{\mathrm{cA}}\left(\mathrm{I}_{\mathrm{a}}\right.$ and $\left.\mathrm{I}_{\mathrm{cA}}\right)$ are multiplied by $S_{1}(t)$ and so on.

## A. Optimum Phases for Divie-by-5

In a divide-by- 5 ILFD, the nonlinearity of the circuit should be able to produce the $4^{\text {th }}$ and $6^{\text {th }}$ harmonics of the output signal frequency $\omega_{0}$, i.e., $4 \omega_{0}$ and $6 \omega_{0}$. These harmonics are mixed with the injection frequency $\omega_{i}$ to generate the intermodulation components of $\omega_{i}-4 \omega_{o}$ and $6 \omega_{o}-\omega_{i}$. In the locked condition these components are made equal to $\omega_{o}$ and therefore the output frequency of divider is stabilized at $\omega_{o}=(1 / 5) \omega_{i}$.

Denoting the fundamental component of two differential output voltages as $v_{o 1}=V_{1} \cos \left(\omega_{0} t+\theta_{1}\right)$ and $v_{o 2}=V_{2} \cos \left(\omega_{0} t+\theta_{2}\right)$ where $V_{1}$ and $V_{2}$ are the amplitudes and $\theta_{1}$ and $\theta_{2}$ are the phase of outputs, the phase difference is defined as:

$$
\begin{equation*}
\Delta \theta \triangleq \theta_{1}-\theta_{2} \tag{3}
\end{equation*}
$$

In the locked condition, it is necessary to have $\Delta \theta=90^{\circ}$. In this section, an optimum phase sequence for the injection signals is found in order to maintain the locking condition for maximum possible injection frequency range while the orthogonality of the output signals is kept.

When the circuit as a divide-by- 5 frequency divider operates in the locked condition, the first harmonic currents summation at the node of $v_{o 1}$ in Fig. 5 yields:
$i_{\text {load } 1}=-i_{i, c}+i_{i, a}+i_{i, c A}-i_{i, a A}-i_{i, 21}+i_{i, 11}+i_{i, 41}-i_{i, 31}$
where $i_{l o a d 1}$ is the output load current. This load consists of all capacitances and resistances seen at the first output node. As shown in Fig.5, $i_{i, a A}, i_{i, c A}, i_{i, a}$, and $i_{i, c}$ are current of transistors $\mathrm{M}_{\mathrm{aA}}, \mathrm{M}_{\mathrm{cA}}, \mathrm{M}_{\mathrm{a}}$, and $\mathrm{M}_{\mathrm{c}}$ and $i_{i, 21}, i_{i, 11}, i_{i, 41}$, and
$i_{i, 31}$ are the drain currents of $\mathrm{M}_{2,1}, \mathrm{M}_{1,1}, \mathrm{M}_{4,1}$ and $\mathrm{M}_{3,1}$ transistors in the latch devices where all currents are calculated at the fundamental frequency $\omega_{0}$.

For example, for calculating $i_{i, c}$ in (4), the voltage applied to the gate of $\mathrm{M}_{\mathrm{c}}$ in Fig. 3 is assumed to be:

$$
\begin{equation*}
V_{c}=V_{d c, u}+V_{i} \sin \left(\omega_{i} t+\varphi_{c}\right) \tag{5}
\end{equation*}
$$

where $V_{d c, u}$ is the dc bias voltage that applied to all PMOS injection transistors and $V_{i}, \varphi_{c}$, and $\omega_{i}$ are the amplitude, phase and frequency of the injection signal applied to $\mathrm{M}_{\mathrm{c}}$, respectively.

The drain current of transistor $\mathrm{M}_{\mathrm{c}}$ is controlled by the switching function $\mathrm{S}_{3}(\mathrm{t})$ and thus it can be represented as

$$
\begin{equation*}
I_{i n j, c}=\left[I_{d c, u}-I_{i, u} \sin \left(\omega_{i} \mathrm{t}+\varphi_{\mathrm{c}}\right)\right] \mathrm{S}_{3}(\mathrm{t}) \tag{6}
\end{equation*}
$$

where $I_{d c, u}$ and $I_{i, u}$ is the dc current and the amplitude of the injection current of the upper PMOS injection transistors, respectively. The negative sign appears in the first terms of (6) because a PMOS transistor's $\left(\mathrm{M}_{\mathrm{c}}\right)$ current decreases with increasing gate voltage. Substituting the Fourier series of $S_{3}(t)$ into (6), we can obtain all frequency components of $I_{i n j, c}$ at $\omega_{0}$ for the case of divide-by- 5 operation as

$$
\begin{align*}
i_{i, c}= & -k I_{d c, u} \cos \left(\omega_{o} t+\varphi\right) \\
& -k^{\prime} I_{i, u} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{c}-\varphi^{\prime}\right) \\
& -k^{\prime \prime} I_{i, u} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{c}-\varphi^{\prime \prime}\right) \tag{7}
\end{align*}
$$

where $i_{i, c}$ is the fundamental component of the $I_{i n j, c}$ in (6) and

$$
\begin{aligned}
k & =\frac{1}{\pi} \sqrt{(\sin (2 \pi \beta))^{2}+(\cos (2 \pi \beta)-1)^{2}} \\
k^{\prime} & =\frac{1}{8 \pi} \sqrt{(\sin (8 \pi \beta))^{2}+(\cos (8 \pi \beta)-1)^{2}} \\
k^{\prime \prime} & =\frac{1}{12 \pi} \sqrt{(\sin (12 \pi \beta))^{2}+(\cos (12 \pi \beta)-1)^{2}} \\
\varphi & =\tan ^{-1}\left(\frac{\cos (2 \pi \beta)-1}{\sin (2 \pi \beta)}\right) \\
\varphi^{\prime} & =\tan ^{-1}\left(\frac{\cos (8 \pi \beta)-1}{\sin (8 \pi \beta)}\right) \\
\varphi^{\prime \prime} & =\tan ^{-1}\left(\frac{\cos (12 \pi \beta)-1}{\sin (12 \pi \beta)}\right)
\end{aligned}
$$

Noting that the drain currents of the injection transistors $\mathrm{M}_{\mathrm{a}}$, $\mathrm{M}_{\mathrm{cA}}$, and $\mathrm{M}_{\mathrm{aA}}$ are controlled by switching functions $S_{1}(t)$, $S_{1}(t)$, and $S_{3}(t)$, the fundamental components of each current in (4) at $\omega_{0}$ can be similarly obtained as follow:

$$
\begin{align*}
i_{i, a}= & k I_{d c, l} \cos \left(\omega_{o} t+\varphi\right) \\
& +k^{\prime} I_{i, l} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{a}-\varphi^{\prime}\right) \\
& +k^{\prime \prime} I_{i, l} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{a}-\varphi^{\prime \prime}\right)  \tag{8}\\
i_{i, c A}= & k I_{d c, u} \cos \left(\omega_{o} t+\varphi\right) \\
& -k^{\prime} I_{i, u} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{c A}-\varphi^{\prime}\right) \\
& -k^{\prime \prime} I_{i, u} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{c A}-\varphi^{\prime \prime}\right)  \tag{9}\\
i_{i, a A}= & -k I_{d c, l} \cos \left(\omega_{o} t+\varphi\right) \\
& +k^{\prime} I_{i, l} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{a A}-\varphi^{\prime}\right) \\
& +k^{\prime \prime} I_{i, l} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{a A}-\varphi^{\prime \prime}\right) \tag{10}
\end{align*}
$$

where $I_{d c, 1}$ and $I_{i, 1}$ is the dc current and the amplitude of the injection current of the lower NMOS injection transistors, respectively. $\varphi_{a}, \varphi_{c A}$, and $\varphi_{a A}$ are the phase of injection source applied to gate terminals of $\mathrm{M}_{\mathrm{a}}, \mathrm{M}_{\mathrm{cA}}$, and $\mathrm{M}_{\mathrm{aA}}$ transistors, respectively.

Substituting (7), (8), (9), and (10) into (4), the load current can be written as

$$
\begin{align*}
i_{\text {load } 1}= & 2 k\left(I_{d c, u}+I_{d c, l}\right) \cos \left(\omega_{o} t+\varphi\right) \\
& -k^{\prime \prime} I_{i, l} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{a A}-\varphi^{\prime \prime}\right) \\
& -k^{\prime} I_{i, l} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{a A}-\varphi^{\prime}\right) \\
& -k^{\prime \prime} I_{i, u} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{c A}-\varphi^{\prime \prime}\right) \\
& -k^{\prime} I_{i, u} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{c A}-\varphi^{\prime}\right) \\
& +k^{\prime \prime} I_{i, l} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{a}-\varphi^{\prime \prime}\right) \\
& +k^{\prime} I_{i, l} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{a}-\varphi^{\prime}\right) \\
& +k^{\prime \prime} I_{i, u} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{c}-\varphi^{\prime \prime}\right) \\
& +k^{\prime} I_{i, u} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{c}-\varphi^{\prime}\right) \\
& -i_{i, 21}+i_{i, 11}+i_{i, 41}-i_{i, 31} \tag{11}
\end{align*}
$$

The load current relationship at $v_{o 2}$ in the second stage for the first harmonic can be written in a similar way as the first stage:
$i_{\text {load } 2}=-i_{i, b}+i_{i, d}+i_{i, b A}-i_{i, d A}-i_{i, 22}+i_{i, 12}+i_{i, 42}-i_{i, 32}$
where $i_{\text {load } 2}$ is the load current that drives the all capacitances and resistances seen at the output node of the second stage. As can be seen in Fig. 5, $i_{i, b}, i_{i, d}, i_{i, b A}$, and $i_{i, d A}$ are the injection currents of $\mathrm{M}_{\mathrm{b}}, \mathrm{M}_{\mathrm{d}}, \mathrm{M}_{\mathrm{bA}}$, and $\mathrm{M}_{\mathrm{dA}}$ and $i_{i, 22}, i_{i, 12}, i_{i, 42}$, and $i_{i, 32}$ are the drain currents of $\mathrm{M}_{2,2}, \mathrm{M}_{1,2}, \mathrm{M}_{4,2}$, and $\mathrm{M}_{3,2}$ transistors in the latch devices all at the fundamental frequency of $\omega_{0}$. In exactly similar way that was used for $I_{\text {load } 1}$, the fundamental component of the load current at the second stage can be derived as

$$
\begin{align*}
i_{\text {load } 2}= & 2 k\left(I_{d c, u}+I_{d c, l}\right) \cos \left(\omega_{o} t-\frac{\pi}{2}+\varphi\right) \\
& -k^{\prime \prime} I_{i, u} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{d A}-\varphi^{\prime \prime}\right) \\
& +k^{\prime} I_{i, u} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{d A}-\varphi^{\prime}\right) \\
& -k^{\prime \prime} I_{i, l} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{b A}-\varphi^{\prime \prime}\right) \\
& +k^{\prime} I_{i, l} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{b A}-\varphi^{\prime}\right) \\
& +k^{\prime \prime} I_{i, u} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{d}-\varphi^{\prime \prime}\right) \\
& -k^{\prime} I_{i, u} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{d}-\varphi^{\prime}\right) \\
& +k^{\prime \prime} I_{i, l} \sin \left(\left(\omega_{i}-6 \omega_{o}\right) t+\varphi_{b}-\varphi^{\prime \prime}\right) \\
& -k^{\prime} I_{i, l} \sin \left(\left(\omega_{i}-4 \omega_{o}\right) t+\varphi_{b}-\varphi^{\prime}\right) \\
& -i_{i, 22}+i_{i, 12}+i_{i, 42}-i_{i, 32} \tag{13}
\end{align*}
$$

where $\varphi_{d A}, \varphi_{b A}, \varphi_{d}$, and $\varphi_{b}$ are the phase of injection source applied to gate terminals of $\mathrm{M}_{\mathrm{dA}}, \mathrm{M}_{\mathrm{bA}}, \mathrm{M}_{\mathrm{d}}$, and $\mathrm{M}_{\mathrm{b}}$ transistors, respectively.

If it is assumed that the amplitudes of $v_{o 1}$ and $v_{o 2}$ are adequately large, the transistors of the cross latch are rapidly switched by these voltages and as a result the difference currents of $\left(i_{i, 11}-i_{i, 21}\right)$ and $\left(i_{i, 41}-i_{i, 31}\right)$ in (11) fall in phase with the first harmonic of $v_{o 1}$ and $\left(i_{i, 12}-i_{i, 22}\right)$ and


Fig. 5. Descriptive model of the proposed frequency divider (The currents which are written next to the red vectors, are first harmonic of source/sink currents to the output nodes).


Fig. 6. The load which is applied to the injection source at each phase.
$\left(i_{i, 42}-i_{i, 32}\right)$ in (13) fall in phase with the first harmonic of $v_{o 2}$. This means that the phase difference between the currents of the latches in two stages is equal to $\Delta \theta$.

Because the same loads are seen at the output nodes of $v_{o 1}$ and $v_{o 2}$, the phase difference between $v_{o 1}$ and $v_{o 2}(\Delta \theta)$ will be $90^{\circ}$ if the phase difference between $i_{\text {load } 1}$ and $i_{\text {load } 2}$ in (11) and (13) is $90^{\circ}$. This condition is met if injection phases are equal to

$$
\begin{align*}
\varphi_{a A} & =\varphi_{c A}=180^{\circ} \\
\varphi_{a} & =\varphi_{c}=0^{\circ} \\
\varphi_{b A} & =\varphi_{d A}=-90^{\circ} \\
\varphi_{b} & =\varphi_{d}=90^{\circ} \tag{14}
\end{align*}
$$

These optimum phases used to achieve the quadrature divide-by- 5 frequency divider also has the following advantages:

1) With optimum phase sequence in (14), the currents in (11) and (13) are added with the same phases and thus the output current is maximized at the output.


Fig. 7. Layout of designed ILFD.

This increases the locking range of the divider and, in turn, guaranties the reliable operation of the divider against the PVT variations.
2) As shown in Fig. 6, the input injection signals with phases of $0^{\circ},+90^{\circ}, 180^{\circ}$, and $-90^{\circ}$ all see the same load consisting of a pair of NMOS and PMOS transistors at the inputs. This situation can help to maintain the required balanced condition at the output of the previous stage. By using a frequency divider with both input and output quadrature signals, no dummy driver is needed results in a lower power consumption and occupied chip area.
3) With optimum phase sequence in (14), the magnitude of the load current $i_{\text {load } 1}$ and $i_{\text {load } 2}$ are equal and because of the exactly same loads seen at the output of two stages, the amplitudes of two output voltages $v_{o 1}$ and $v_{o 2}$ are also the same. Having low I//Q gain and phase mismatches to support high modulation scheme is required.
4) One remarkable advantage of this divider is to produce output voltages with exactly $50 \%$ duty cycle. This is because the same amount of current at each stage are pulled and pushed from and to its corresponding load.

## B. Optimum Phases for Two and Three Division Ratios

Optimum phases for division ratios of three and two can also be examined with the same calculation. The only difference in divide-by-three case is that the second and fourth harmonics of the switching functions should be considered. By performing the same calculation, the optimum phases of them are obtained.

By calculating the fundamental component of the load current at the first and second stage and applying the condition of quadrature outputs, the optimum phases for a divide-by- 3 divider are obtained as

$$
\begin{align*}
\varphi_{a A} & =\varphi_{c A}=180^{\circ} \\
\varphi_{a} & =\varphi_{c}=0^{\circ} \\
\varphi_{b A} & =\varphi_{d A}=90^{\circ} \\
\varphi_{b} & =\varphi_{d}=-90^{\circ} \tag{15}
\end{align*}
$$



Fig. 8. Time domain outputs of a quadrature and symetrical ILFD outputs from post-layout simulations at $\mathrm{T}=27^{\circ} \mathrm{C}$ and at 0.1 dBm power level and at frequency of $2 \mathrm{GHz}, 1.5 \mathrm{GHz}$, and 2.75 GHz in the divide by (a) two, (b) three, and (c) five mode, respectively.

Applying injection signals with these phases, all mentioned advantages for divide-by-5 divider are attainable for this divider.
Similarly, by considering the first and third harmonics of switching functions, the optimum injection phases to achieve the division ratio of 2 are calculated. The optimum phases are:

$$
\begin{align*}
& \varphi_{\mathrm{aA}}=\varphi_{\mathrm{a}}=\varphi_{\mathrm{dA}}=\varphi_{\mathrm{d}}=0^{\circ}, \\
& \varphi_{\mathrm{bA}}=\varphi_{\mathrm{b}}=\varphi_{c}=\varphi_{\mathrm{cA}}=180^{\circ} \tag{16}
\end{align*}
$$

which means differential injection signals are needed for division ratio of 2 .

As mentioned earlier and these calculations also prove, a single structure can be used to implement a frequency divider


Fig. 9. Input sensitivity curves from post-layout simulations at $\mathrm{T}=27{ }^{\circ} \mathrm{C}$ when the division ratio of ILFD is (a) two, (b) three, and (c) five.
with different odd and even division factors just by changing the phase of injection signals.

## IV. Design and Simulation Results

## A. Design Consideration

In order to verify the performance of the proposed ILFD, the circuit is designed and implemented in a 65 nm CMOS technology. The MIM capacitors of 200 fF and the poly resistors of $5 K \Omega$ are also implemented in CMOS process.

The dc gate bias of the injection transistors is kept at ( $V d d / 2$ ) that is produced by two diode-connected PMOS transistors in series. To investigate the functionality of the divider for all three division ratios, the size of transistors is kept similar and only the proper injection signals corresponding to each division factor are applied to the ILFD.

As the analyses provided in Section III for optimum phase sequence requires that the loads of two stages to be the same, layout floorplan of the circuit should be designed symmetrically to guarantee that the parasitic capacitance and resistance of the routing for two stages are as close as possible. As can be seen in Fig.7, the size of the layout of the circuit including all coupling capacitance, resistors, bias circuit, and core transistors is about $0.14 \mathrm{~mm} \times 0.10 \mathrm{~mm}$. All parasitic elements including resistance, capacitance, and coupling capacitance of ILFD core were extracted with Mentor Graphics Calibre® ${ }^{\circledR}$ xRC. All simulation results reported for ILFD were carried out on the post-layout extracted netlist.

## B. Simulation Results

Fig. 8 represents the time domain outputs $v_{o 1}$ and $v_{o 2}$ for the power level of $-10 \mathrm{dBm}\left(V_{i n j}=0.1 \mathrm{~V}\right)$ when power supply voltage is 1 V . Injection signals at frequencies of 2 GHz , 1.5 GHz , and 2.75 GHz are applied to the circuit for divide by two, three, and five operations, respectively. As can be seen in this figure, the shape of two output signals, $v_{o 1}$ and $v_{o 2}$, are the same and the output waveforms are quadrature and symmetrical.

The plot in Fig. 9 shows the locking ranges of the divider for different injection signal levels for 2, 3, and 5 division factors. Fig. 9 indicates that the circuit can properly divide by 2,3 , and 5 when frequency spans from 0.1 GHz 0.1 GHz to $2.8 \mathrm{GHz}, 0.3 \mathrm{GHz}$ to 3.1 GHz , and 2.5 GHz to 3.0 GHz , respectively. These results are for input injection power level of -10 dBm , at temperature $27^{\circ} \mathrm{C}$ and in typical case of the process.

Table I presents the amplitude, duty cycle and phase difference, and voltage difference of the proposed frequency divider for different division ratios. These values are given at three different injection frequencies at the beginning, middle, and the end of the frequency band that the divider locks when the applied input injection power is at 0 dBm . The phase deviation of the quadrature outputs for dividers is less than $1.8^{\circ}$, and the deviation of duty cycle from $50 \%$ is less than $0.4 \%$. The deviation of duty cycle and phase difference arises from inevitable asymmetry between the routings in the two stage of the ILFD. The maximum total power consumption of the circuit is less than $550 \mu \mathrm{~W}$ when the supply voltage is 1.0 V .

Table II presents the locking range of ILFD in different division ratios in different process corners and at different temperatures of $-40^{\circ} \mathrm{C}, 27^{\circ} \mathrm{C}$, and $85^{\circ} \mathrm{C}$ when injection power is at $-0.45 \mathrm{dBm}\left(V_{i n j}=0.3 \mathrm{~V}\right)$. As can be seen in this Table, the locking range of ILFD is wide enough for robust operation even in the presence of process and temperature variations.

TABLE I
Amplitude, Duty Cycle, Phase Difference, and Voltage Difference From Post-Layout Simulations

| Division <br> Factor | $f_{i}$ <br> $(G H z)$ | $\max \left(v_{o 1}\right)$ <br> $(\mathrm{V})$ | $D$ <br> $(\%)$ | $\Delta \theta$ <br> $\left({ }^{\circ}\right)$ | $\Delta V^{\mathrm{a}}$ <br> $(\mathrm{V} / \mathrm{V})$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 0.2 | 0.999 | 50.0 | 90.2 | $<0.001$ |  |  |  |  |  |  |
|  | 2.6 | 0.998 | 49.9 | 90.1 | $<0.001$ |  |  |  |  |  |  |
|  | 5.2 | 0.907 | 49.8 | 89.1 | $<0.001$ |  |  |  |  |  |  |
|  | 1.5 | 1 | 50.4 | 90.0 | $<0.001$ |  |  |  |  |  |  |
|  | 3.0 | 1 | 49.9 | 90.0 | $<0.001$ |  |  |  |  |  |  |
|  | 6.0 | 0.908 | 49.6 | 89.2 | $<0.001$ |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  | 5.5 | 0.969 | 49.9 | 88.7 | $<0.001$ |
|  | 7.0 | 0.958 | 49.9 | 89.8 | $<0.001$ |  |  |  |  |  |  |
|  | 8.5 | 0.953 | 50.4 | 88.2 | $<0.001$ |  |  |  |  |  |  |

a: $\Delta V=\frac{\max \left(v_{o 1}\right)-\max \left(v_{o 2}\right)}{\max \left(v_{o 1}\right)}$

TABLE II
Locking Range Frequency of Proposed ILFD for Different Process Corners and Temperature From Post-Layout Simulations

| Division Factor | $\begin{gathered} \Delta f \\ (G H z) \end{gathered}$ | $\begin{gathered} f_{L}-f_{H} \\ @-40^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & f_{L}-f_{H} \\ & @ 27^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} f_{L}-f_{H} \\ @ 85^{\circ} \mathrm{C} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 2 | TT | 0.1-5.1 | 0.1-5.2 | 0.1-5.2 |
|  | SS | 0.1-3.8 | 0.1-4.0 | 0.1-4.1 |
|  | FF | 0.1-6.4 | 0.1-6.5 | 0.2-6.5 |
| 3 | TT | 0.9-5.8 | 1.1-6.0 | 1.3-6.1 |
|  | SS | 0.5-4.3 | 0.8-4.7 | 0.9-4.8 |
|  | FF | 1.4-7.6 | 1.8-7.7 | 2.0-7.8 |
|  |  |  |  |  |
| 5 | TT | $5.0-7.8$ | 5.2-8.2 | 5.5-8.5 |
|  | SS | $4.0-5.3$ | 3.8-6.0 | 4.0-5.8 |
|  | FF | 6.0-10.3 | 6.0-10.6 | 6.0-10.8 |

Table III compares the performance of the proposed ILFD with the previously reported frequency dividers in the literature. The proposed divider can divide by odd and even numbers of two, three and five for wide locking range while producing quadrature and symmetrical outputs. Note that the proposed divider can generate quadrature and symmetrical outputs with lower power consumption in comparison with [5] and [16] that generate quadrature outputs, and in comparison, [23] generates symmetrical output. Three figure of merit (FoM) values as defined in [2], [7], [10], [16], and [22] are used to compare the divider with the other reported frequency dividers. Among all reported frequency dividers, the proposed ILFD has the best $\mathrm{FoM}_{3}$ and only the dividers in [7] and [10] show a better $\mathrm{FoM}_{1}$ and $\mathrm{FoM}_{2}$, but their division ratio is an even number and their outputs are not quadrature and symmetrical.

TABLE III
Performance Comparison Among the Reported Frequency Dividers

| Ref. | Tech. <br> (um) | $\begin{aligned} & \text { VDD } \\ & (\mathrm{V}) \end{aligned}$ | Division Ratio | Frequency (GHz) | $\begin{gathered} \mathrm{P}_{\text {in }} \\ (\mathrm{dBm}) \end{gathered}$ | $\begin{gathered} \mathrm{P}_{\mathrm{dc}} \\ (\mathrm{~mW}) \end{gathered}$ | Quad. / Sym. | FoM ${ }_{1}$ | $\mathrm{FoM}_{2}$ | $\mathrm{FoM}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [1] ${ }^{\text {a }}$ | 0.065 | 1.2 | 3 | 13.1-16.6 | 0 | 1.56 | No/No | 2.2 | 36.5 | 45.3 |
| [8] | 0.18 | 0.8 | 3 | 6.0-10.0 | 0 | 7.72 | No/No | 0.52 | 5.2 | 19.5 |
| [22] | 0.090 | 0.5 | 3 | 26.7-31.2 | 0 | 2.85 | No/No | 1.57 | 49.0 | 15.8 |
| [7] | 0.065 | 1.2 | 4 | 1.2-20.7 | 0 | 1.92 | No/No | 10.15 | 207 | 370.8 |
| [23] | 0.18 | 1.8 | 3 | 2.5-6.5 | 0 | 4.0 | No/Yes | 1 | 6.5 | 66.7 |
| [16] | 0.090 | 1.2 | 3 | 9.0-14.7 | 0 | 10.2 | Yes/No | 0.55 | 8.1 | 14.1 |
|  |  |  | 5 | 7.2-19.0 | -6.4 | 14.8 | Yes/No | 0.80 | 15.2 | 133 |
| [10] | 0.090 | 0.6 | 2 | 12-32 | 0 | 2.4 | No/No | 8.33 | 266.6 | 74 |
| [2] | 0.18 | 1.2 | 2 | 20.5-22.9 | 0 | 1.7 | No/No | 1.4 | 32.1 | 13 |
|  |  |  | 3 | 24.7-28 | 0 | 5.1 | No/No | 1.93 | 54.0 | 7.5 |
| [5] | 0.18 | 1.8 | 3 | 1.2-3.0 | 3 | 12.6 | Yes/Yes | 0.14 | 0.4 | 15.9 |
| This ${ }^{\text {a }}$ | 0.065 | 1 | 2 | 0.1-5.3 | 0 | 0.55 ${ }^{\text {b }}$ | Yes/Yes | 9.5 | 50.3 | 700 |
|  |  |  | 3 | 1.1-6.1 | 0 | $0.53{ }^{\text {b }}$ | Yes/Yes | 9.4 | 57.3 | 786 |
|  |  |  | 5 | 5.4-8.5 | 0 | 0.51 ${ }^{\text {b }}$ | Yes/Yes | 6.1 | 51.85 | 435 |

a: Post-layout simulation results,
b: Power at maximum frequency,
$F o M_{1}=\frac{\text { locking range }(\mathrm{GHz})}{P_{d c}(\mathrm{~mW})}$,
$F o M_{2}=\frac{\text { locking range }(G H z) \times \text { maximum injection frequency }(G H z)}{P_{d c}(\mathrm{~mW})}$,
$\mathrm{FoM}_{3}=\frac{\text { locking range }(\%) \times \text { division ratio }}{P_{\text {in }}(m W) \times P_{d c}(m W)} \quad$ where $\quad$ locking range $(\%)=\frac{\text { locking range }(\mathrm{GHz})}{\text { center frequency }(G H z)} \times 100$.

## V. CONCLUSION

In this paper a frequency divider with programmable division factor is proposed and designed in a standard 65 nm CMOS process. The main idea of the proposed ILFD divider architecture is to produce odd and even harmonics of the output signal in the circuit and mixing these harmonics with the injection signal frequency. Having access to both odd and even harmonics makes it possible to use a single circuit as an odd or even frequency divider just by changing the injection signals phases. The flexibility of three different division factors, makes this ILFD an alternative to existing frequency dividers in multi-standard and multi-band wireless transceivers. Wide locking range operation of the circuit is obtained by applying injection signals at the head and tail transistors. Consequently, conventional approaches for analyzing source coupled differential pair with injected signal at the tail transistor cannot be used. In this paper, an equivalent model of ILFD based on the circuit operation to analyze the phase sequence of injection signals is provided. The given analysis proves that to have quadrature outputs, a divide-by- 3 and 5 can be realized by applying quadrature injection signals and divide-by- 2 is realizable by using differential injection signals, which verified by extensive post-layout simulation results. The circuit can produce quadrature output voltages and exactly $50 \%$ duty cycle with low amplitude mismatch, an important feature for the operation of quadrature mixers that employing the frequency divider outputs as their LO signals.

## REFERENCES

[1] A. Garghetti, A. L. Lacaita, and S. Levantino, "A novel single-inductor injection-locked frequency divider by three with dual-injection secondary locking," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 66, no. 5, pp. 1737-1745, May 2019.
[2] K.-H. Chien, J.-Y. Chen, and H.-K. Chiou, "Designs of K-band divide-by-2 and divide-by-3 injection-locked frequency divider with darlington topology," IEEE Trans. Microw. Theory Techn., vol. 63, no. 9, pp. 2877-2888, Sep. 2015.
[3] A. Buonomo and A. L. Schiavo, "A study of injection locking in dualband CMOS frequency dividers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 5, pp. 1225-1234, May 2017.
[4] T. N. Luo, S. Y. Bai, and Y. E. Chen, "A $60-\mathrm{GHz} 0.13 \mu \mathrm{~m}$ CMOS divide-by-three frequency divider," IEEE Trans. Microw. Theory Techn., vol. 56, no. 11, pp. 2409-2415, Nov. 2008.
[5] P. Dekate, W. Redman-White, D. M. W. Leenaerts, and J. R. Long, "Broad-band odd-number CMOS prescalers with quadrature/symmetrical outputs," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 7, pp. 399-403, Jul. 2012.
[6] A. Buonomo, A. Lo Schiavo, M. A. Awan, M. S. Asghar, and M. P. Kennedy, "A CMOS injection-locked frequency divider optimized for divide-by-two and divide-by-three operation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 12, pp. 3126-3135, Dec. 2013.
[7] S. Liu, Y. Zheng, W. M. Lim, and W. Yang, "Ring oscillator based injection locked frequency divider using dual injection paths," IEEE Microw. Wireless Compon. Lett., vol. 25, no. 5, pp. 322-324, May 2015.
[8] S.-L. Jang, T.-C. Kung, and C.-W. Hsue, "Wide-locking range divide-by3 injection-locked frequency divider through enhanced 2nd harmonic," IEEE Microw. Wireless Compon. Lett., vol. 26, no. 7, pp. 537-539, Jul. 2016.
[9] M. P. Kennedy, M. S. Ashgar, M. A. Awan, A. Buonomo, and A. L. Schiavo, "Divide-by-three injection-locked frequency divider," U.S. Patent 14/100322, Jun. 12, 2014.
[10] J.-H. Cheng, J.-H. Tsai, and T.-W. Huang, "Design of a $90.9 \%$ locking range injection-locked frequency divider with device ratio optimization in $90-\mathrm{nm}$ CMOS," IEEE Trans. Microw. Theory Techn., vol. 65, no. 1, pp. 187-197, Jan. 2017.
[11] J.-C. Chien and L.-H. Lu, "Analysis and design of wideband injectionlocked ring oscillators with multiple-input injection," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1906-1915, Sep. 2007.
[12] M. Farazian, P. S. Gudem, and L. E. Larson, "Stability and operation of injection-locked regenerative frequency dividers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 2006-2019, Aug. 2010.
[13] A. Mirzaei, M. E. Heidari, R. Bagheri, and A. A. Abidi, "Multi-phase injection widens lock range of ring-oscillator-based frequency dividers," IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 656-671, Mar. 2008.
[14] A. Hu, D. Liu, and K. Zhang, "A 0.03- to $3.6-\mathrm{GHz}$ frequency synthesizer with self-biased VCO and quadrature-input quadrature-output frequency divider," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 66, no. 12, pp. 1997-2001, Dec. 2019.
[15] D. Qiao and F. Bossu, "Divide-by-three quadrature frequency divider," U.S. Patent 2010/0039 153 A1, Nov. 2, 2010.
[16] Y. Lin, C. Wu, C. Huang, C. Lu, and Y. Wang, "Ultra-wide locking range regenerative frequency dividers with quadrature-injection current-modelogic loop divider," in IEEE Microw. Wireless Compon. Lett., vol. 24, no. 3, pp. 179-181, Mar. 2014.
[17] K. F. Chang and K.-K.-M. Cheng, "A 2.4 GHz quadrature-input programmable fractional frequency divider," IEEE Microw. Wireless Compon. Lett., vol. 21, no. 1, pp. 34-36, Jan. 2011.
[18] H. C. Luong and H. Zbeng, "Quadrature-input quadrature-output divider and phase locked loop frequency synthesizer or single side band mixer," U.S. Patent 2009/0 068975 A1, Mar. 20, 2009.
[19] P. T. Roine, "Quadrature divide-by-three frequency divider and low voltage muller C element," U.S. Patent Appl. 2008/0260089 A1, Oct. 23, 2008.
[20] X. P. Yu, M. A. Do, J.-G. Ma, W. M. Lim, K. S. Yeo, and X. L. Yan, "Sub-1 V low power wide range injection-locked frequency divider," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 7, pp. 528-530, Jul. 2007.
[21] Y.-C. Lo, H.-P. Chen, J. Silva-Martinez, and S. Hoyos, "A 1.8 V, sub-mW, over $100 \%$ locking range, divide-by- 3 and 7 complementary-injection-locked 4 GHz frequency divider," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2009, pp. 259-262.
[22] B.-E. Seow, T.-H. Huang, C.-Y. Wu, P.-Y. Pao, and H.-R. Chuang, "A low-voltage $30-\mathrm{GHz}$ CMOS divide-by-three ILFD with injectionswitched cross-coupled pair technique," IEEE Trans. Microw. Theory Techn., vol. 65, no. 5, pp. 1560-1568, May 2017.
[23] C. Zhou, L. Zhang, L. Zhang, Y. Wang, Z. Yu, and H. Qian, "A $50 \%$ duty cycle wide-locking range divide-by- 3 divider up to 6 GHz ," in Proc. IEEE Radio Freq. Integr. Circuits Symp., Jun. 2011, pp. 1-4.
[24] M. Abdulaziz, T. Forsberg, M. Tormanen, and H. Sjoland, "A 10-mW mm-wave phase-locked loop with improved lock time in $28-\mathrm{nm}$ FDSOI CMOS," IEEE Trans. Microw. Theory Techn., vol. 67, no. 4, pp. 1588-1600, Apr. 2019.
[25] S. Verma, H. Rategh, and T. Lee, "A unified model for injectionlocked frequency dividers," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1015-1027, Jun. 2003.


Nasrin Rezaei-Hosseinabadi (Member, IEEE) was born in Isfahan, Iran, in 1986. She received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from the Isfahan University of Technology (IUT), Isfahan, Iran, in 2008, 2010, and 2016, respectively. She is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Isfahan University of Technology, and a Visiting Professor with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada. Her research interests include low power on-chip converters for portable electronic devices, and energy harvesting system design.


Rasoul Dehghani received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 1988, 1991, and 2004, respectively. From 1998 to 2004, he worked with Emad Company, Tehran, and then joined to Jaalaa Company, Kuala Lumpur, Malaysia, where he worked as a Senior IC Design Engineer. Since 2006, he has been an Assistant Professor and subsequently an Associate Professor of electrical engineering with the Isfahan University of Technology, Isfahan, Iran. He has authored the book Design of CMOS Operational Amplifier (Artech House, 2013). His current research interests include RF IC design for wireless communication, frequency synthesis, and low-voltage and low-power circuits.

S. Ali Khajehoddin (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from the Isfahan University of Technology, Isfahan, Iran, and the Ph.D. degree in electrical engineering specialized in power electronics and their applications in renewable energy systems from Queens University, Kingston, ON, Canada, in April 2010. After completing his masters, he cofounded a start-up company, which was focused on the development and production of power analyzers and smart metering products used for smart grid applications. For his Ph.D. research with Queens University, he focused on the design and implementation of compact and durable microinverters for photovoltaic grid-connected systems. Based on this research, Queens University spun off SPARQ systems, Inc., where, as the Lead Research and Development Engineer, he worked toward mass production and commercialization of microinverters from 2010 to 2013. He joined the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada, in 2013. He is an Associate Editor for the IEEE Transactions on Power Electronics, the IEEE Transactions on Sustainable Energy, and the IEEE Journal of Emerging and Selected Topics in Power Electronics.


Kambiz Moez (Senior Member, IEEE) received the B.Sc. degree in electrical engineering from the University of Tehran, Tehran, Iran, in 1999, and the M.Sc. and Ph.D. degrees from the University of Waterloo, Waterloo, ON, Canada, in 2002 and 2006, respectively. Since 2007, he has been with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada, where he is currently an Associate Professor. He is a registered Professional Engineer in Alberta. His current research interests include the analysis and design of radio frequency CMOS integrated circuits and systems. He is an Associate Editor of the IET Electronics Letters.

