# A Novel 0.6V CMOS Folded Gilbert-Cell Mixer for UWB Applications 

Md. Mahbub Reja, Kambiz Moez and Igor Filanovsky<br>Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Alberta, Canada<br>Email: \{mreja, kambiz, igor $\}$ @ece.ualberta.ca


#### Abstract

A novel CMOS wideband mixer operating with only 0.6 V power supply has been designed. Such low-voltage operation is achieved by reducing threshold voltage $\left(V_{T H}\right)$ of the switching transistors in the folded Gilbert cell multiplier. For input $R$ frequency range of $3.5-8.0 \mathrm{GHz}$ and IF range of $20 \mathrm{MHz}-2.5 \mathrm{GHz}$, the $50 \Omega$ impedance matched condition is achieved, which make the proposed mixer suitable for UWB applications. The complete on-chip mixer is designed in $0.18-\mu \mathrm{m}$ RF CMOS process. The proposed mixer exhibits a conversion gain of $11.0-5.5 \mathrm{~dB}$, SSB noise-figure ( NF ) of $8.0-10.0 \mathrm{~dB}$, and return losses (S11and S22) of less than $\mathbf{- 1 0} \mathbf{~ d B}$ over frequency of $3.5-6.5 \mathrm{GHz}$. The circuit consumes only 3.75 mW from the DC power supply of 0.6 V .


## I. INTRODUCTION

Ultra-wideband (UWB) multi-band orthogonal frequencydivision multiplexing (MB-OFDM) systems have been proposed for emerging short range and high data rate (up to $480 \mathrm{Mb} / \mathrm{s}$ ) wireless communications [1]. In the MB-OFDM proposal, FCC regulated $7500 \mathrm{MHz}(3.1-10.6 \mathrm{GHz})$ UWB spectrum is divided into 14 bands of 528 MHz each. Unlike low-noise amplifier (LNA), less attention has been paid to the design of mixer used in the receiver front-end for UWB applications. However, the problem of power supply voltage reduction was addressed, and some low-voltage broadband folded Gilbert-cell mixers have been proposed in [2]-[5]. The proposed UWB mixer in [2] can operate with as low as 0.8 V power supply for the RF frequency range of $3-7 \mathrm{GHz}$ giving very low conversion gain (CG). Besides it ignores ports (RF/IF) matching conditions and return losses (S11/S22).

In this paper, a very low voltage and low power, fully onchip wideband down-conversion mixer for Mode 1 and Mode 2 MB-OFDM (3.432-6.6 GHz) UWB applications is designed. The circuit can operate with only 0.6 V supply voltage. Such low-voltage operation is achieved reducing threshold voltage, $V_{T H P}$, of p-channel transistors in the folded Gilbert cell multiplier by biasing their bulk nodes to the potential different $V_{D D}$ (or ground for n -channel transistors). This control of threshold voltage is widely used [6] in operational amplifiers.

Biasing the bulk nodes of the p-channel switching transistors at a zero DC level reduces their threshold voltage
by almost in half. The results given in this paper are demonstrated for this case of bulk connection. In this approach the maximum power supply voltage is limited as well, and the circuit operates within certain power supply range.

The proposed circuit (under the process of fabrication) is designed and simulated in TSMC $0.18-\mu \mathrm{m}$ RF CMOS process.

This paper is organized as follows. Section II presents the proposed mixer. The design approach and circuit analysis are discussed in section III. The design realization and simulation results are presented in section IV. A brief conclusion is drawn in section $V$.

## II. MIXER CIRCUIT

The proposed folded Gilbert-cell mixer is shown in Fig.1. RF (radio-frequency) and LO (local oscillator) signals are applied to, and IF (intermediate frequency) signals are taken from their respective terminals differentially.


Fig. 1 The proposed folded mixer for UWB applications


Fig. $2 \quad$ The complete on-chip UWB folded mixer
The input ( or $g_{m}$ ) RF stage (transistors M1 and M2) is an inductive source-degenerated differential stage with direct biasing of the transistors (see Fig. 2). The wideband matching for the input RF signals is achieved with the inductors $L_{G}$ and $L_{S}$. The switching stage consists of PMOS transistors (M3M6) where bulk nodes of the transistors are grounded (this is not a mistake!). The differential LO port matching is achieved connecting the gates of the switching transistors through $150 \Omega$ resistors ( $R_{B 2}$ ) to a bias voltage VB2. The differential outputs ( $V_{\text {OUT }}+$ and $V_{\text {OUT }}-$ ) from the switching stage are coupled to two output common-source (CS) amplifiers through the coupling capacitors $\left(C_{C}\right)$ and thus, there is no DC offset travelling from the switching stage to the final IF outputs ( $V_{I F}$ + and $V_{I F}-$ ). Wideband IF matching is achieved by the choice of the load resistor $R_{I F}$. Hence, all signal ports are wideband matched differentially, and only off-chip baluns are required for single-ended to differential conversion or vice versa. The complete circuit of the proposed mixer with all necessary biasing sub-circuits is shown in Fig.2.

The reduction of supply voltage is one of the most critical issues for present and future scaled-down CMOS technologies. Since folded mixer has only one active device between the power rails (and with strongly reduced $V_{T H}$ voltage), it is a promising architecture for low voltage operation.

## III. DESIGN APPROACH

In general, the folded Gilbert-cell mixer is considered as the most suitable circuit for low voltage operation. The proposed configuration includes only one stacked device in both input and switching stages. Further reduction of the supply voltage with given overdrive voltage, $\left(V_{G S^{-}} V_{T H}\right)$, requirement may be achieved only by reducing the threshold voltages, $\quad V_{T H P}$ or/and $V_{T H N}$ of the transistors. Normally, $\left|V_{T H, P}\right|>V_{T H, N}$, and the connection of bulk nodes of p-channel transistors to a potential lower than $V_{D D}$ is a sufficient measure for reduction of $V_{D D}$ to the required value.

## A. Folded Mixer Architecture

In the folded mixer architecture as shown in Fig.1, the $g_{m^{-}}$ stage has only one NMOS transistor with low-resistance inductive load $\left(L_{L}\right)$ between the power rails and can easily be operated with any supply voltage ( $V_{D D}$ ) slightly greater than
one threshold voltage $\left(V_{T H N}\right)$. This design is more susceptible to supply voltage variation than $g_{m}$-stage using a differential pair with the tail current source [2]. Using positive body bias for the differential pair one could reduce $V_{T H N}$ as well in the technologies with double-well process.

For the switching stage (transistors M3 to M6), reducing $V_{\text {THP }}$ allows one to decrease the overdrive voltage and increase the voltage drop across the load resistor $R_{L}$. Due to the folded architecture and inductive loading of the input stage, the bias current in the switching stage can be set independently on the input stage. Using small currents in the switching transistors one obtains a low voltage drop across the switching transistors and may increase the load resistor.

For higher conversion gain (CG), lower noise-figure (NF), and reasonable IIP3, a large DC current is required through the input $g_{m}$-stage only. Then, a large load resistor $\left(R_{L}\right)$ in the switching stage also gives higher CG and lower NF. Very low DC current through the switching transistors reduces DC offset, thermal noise and $1 / f$ noise.

## B. Output Stage

The CS output stage enhances the conversion gain and provides $50-\mathrm{ohm}$ wideband matching from Low-IF (MHz) to about 2.5 GHz by a suitable choice of the load resistor $\left(R_{I F}\right)$. Since, CS stage has very high input impedance and it is coupled to the switching stage through the coupling capacitors $\left(C_{C}\right)$, it does not have loading effect on the switching stage.

## C. Impedance Matching at the Ports

For most of the broadband designs, there is a severe tradeoff [5] between input-impedance match and NF. For minimum NF , high $Z_{\text {in }}$ is required whereas for maximum power transfer, $Z_{\text {in }}$ needs to be matched with $50 \Omega$ [7]. The preference is usually given to the maximum power transfer. Because of this trade-off most of the broadband circuits show higher NF when matched to $50 \Omega$.

The proposed mixer is fully matched to $50 \Omega$ at all the signal ports (RF, IF and LO). For maximum power transfer, the wideband matching at the RF port $(3.5-8 \mathrm{GHz})$ is achieved with the inductors $L_{G}$, and $L_{S}$ in association with the input transconductance $g_{m}$ (practically, this matching is calculated using the method of narrow-band matching [8] with low Qfactor of input circuit). LO port matching for wide frequency range $(2-7 \mathrm{GHz})$ ensures lower level of LO signal requirement for steering the switching transistors.

## IV. Design Realization and Simulation

The proposed UWB Mixer is designed and simulated in TSMC $0.18-\mu \mathrm{m}$ RF CMOS process (under the process of fabrication). The input $g_{m}$-stage transistors, M1-M2 are sized to provide 1.55 mA current to provide required RF gain at the bias voltage VB1 equals to 570 mV . The DC current through the output CS amplifier ( $\mathrm{M} 7, R_{I F}$ ) is chosen to meet the condition of $g_{m}=20$ miliohm $^{-1}$ for the output impedance of $50 \Omega$. The bias voltage VB2 applied to the gate of switching transistors is 300 mV and $\left|V_{T H P}\right|$ of these transistors are
reduced to 350 mV . Then, a very low DC current ( 25 uA ) is established through each of the switching transistors.

The transistor sizes are: M1-M2 $(W / L)=130 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}$, M3-M6 $\quad(W / L) \quad=90 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}, \quad$ M7-M8 $\quad(W / L)$ $=90 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}, \mathrm{MB}(W / L)=10 \mu \mathrm{~m} / 0.18 \mu \mathrm{~m}$. The resistors are: $R_{L}=700 \Omega, R_{I F}=220 \Omega, R_{B}=480 \Omega, R_{B 1}=2.5 \mathrm{~K} \Omega, R_{B 2}=150 \Omega$, $R_{B 3}=13 \mathrm{~K} \Omega, R_{B 4}, R_{B 5}=8 \mathrm{~K} \Omega$, the inductances are $L_{G}=2.8 \mathrm{nH}, L_{S}$ $=1 \mathrm{nH}, L_{L}=4.7 \mathrm{nH}$ and the capacitances are $C_{c}=2.5 \mathrm{pF}, C_{\text {bypass }}$ (MOSFET cap) $=2.5 \mathrm{pF}$.

The layout of the proposed mixer is shown in Fig.3. It occupies a chip area of $0.7 \mathrm{~mm}^{2}(825 \mu \mathrm{mx} 850 \mu \mathrm{~m})$. Large load inductors ( $L_{L}=4.7 \mathrm{nH}$ ) were implemented using two series inductors of $2.35 \mathrm{nH}\left(\mathrm{L}_{\mathrm{L}} / 2\right)$.


Fig. 3 Layout of the proposed mixer for UWB applications

The post-layout pad-to-pad simulations were performed in a $50 \Omega$ system (the sources at RF and LO inputs have $50 \Omega$ impedance and LO port is loaded by $50 \Omega$ ) with supply voltage of 0.6 V , to obtain CG, NF, IIP3, 1-dB compression point, and return losses at the ports (S11, S22). All the signal ports are single-ended and baluns were used in simulations. Since baluns do not transmit DC voltage for $f_{r f}=f_{l o}$, a dip shows in CG gain).

The simulation results (with 5 GHz LO-frequency) for CG and NF are shown in Fig. 4 at different power supplies (VDD) and LO power levels. CG decreases with power supply voltage (it is lower at higher power supply!). Both CG and NF are the highest at 0 dBm and lowest at +5 dBM of LO level.

Fig. 5 shows S-parameter responses where S11 (at RF port) is below -10 dB from $3.5-8 \mathrm{GHz}$ input RF frequency range and S22 (IF port) satisfies the condition of less than -10 dB over the IF frequency range of 20 MHz to 2.5 GHz .

(a)CG for different power supply voltages (LO freq. is 5 GHz )

(b) CG for different for different LO powers (LO freq. is 5 GHz )

(c) NF for at different LO powers

Fig. 4 Mixer CG and NF characteristics
Fig. 6 depicts 1-dB compression point ( CP ). CG at different temperatures is shown in Fig.7. They show that the threshold voltage, in spite of connection of the body to ground, is still high enough, and its change with temperature may be neglected.


Fig. 5 S-parameter responses: S11 (RF port) and S22 (IF port)


Fig. $61-\mathrm{dB} \mathrm{CP}$ at $\mathrm{RF}=5.5 \mathrm{GHz}$, $\mathrm{IF}=500 \mathrm{MHz}$ with LO power 0 dBm at 5 GHz


Fig. 7 CG at different temperatures (stable CG over temperatures)

Table-1: Summary of mixer performances

| Technology | $0.18-\mu \mathrm{m}$ |
| :---: | :---: |
| Frequency range | $3.5-6.5 \mathrm{GHz}$ |
| CG | $11.2-5.5 \mathrm{~dB}$ |
| SSB NF | $8-10.0 \mathrm{~dB}$ |
| $1-\mathrm{dB} \mathrm{CP}$ | -21 dBm |
| Power | 3.75 mW 0.6 V |
| Chip area | $825 \mu \mathrm{mx} 850 \mu \mathrm{~m}$ |

## V. DISCUSSION AND CONCLUSION

The reduction of the $V_{T H}$ voltage (both for p - and n -cannel transistors, depending on technologies) may be considered as a viable way for reduction of the power supply voltage. Yet, the practical application of this method requires the development of body potential control circuits similar to that used now in some Op -Amp design [6]. The circuit temperature behavior should be carefully simulated, and one has to check that the circuit operation is not influenced by temperature. The circuit performance can be optimized for a chosen power supply voltage. Contrary to common approach the performance of the presented circuit deteriorates with excessive increase of power supply voltage because bodysource diode of p-channel devices starts to conduct. Therefore, the power supply voltage should be limited to 0.8 V .

A novel CMOS wideband mixer operating with only 0.6 V was designed based on the proposed approach. For RF frequency range of $3.5-8.0 \mathrm{GHz}$ for the input signal, the $50 \Omega$ output matched condition is achieved for IF frequency in the range of $20 \mathrm{MHz}-2.5 \mathrm{GHz}$, which make the proposed mixer suitable for UWB applications. The circuit design assumes the knowledge of body-substrate cut-in voltage and good temperature model of transistors.

## References

[1] Batra A., \& oth., "Design of a multiband OFDM system for realistic UWB channel environments", IEEE Trans. Microw. Theory Tech., vol. 52, no. 9, pp. 2123-2138, 2004.
[2] Kihwa Choi, \& oth., "A 1.2-V, 5.8-mW, Ultra-Wideband Folded Mixer in $0.13-\mu \mathrm{m}$ CMOS", IEEE RadioFrequency Integrated Circuits Symposium, pp. 489-492, 2007.
[3] Fong-Chen Chang., \& oth., "A Low Power Folded Mixer for UWB System Applications in $0.18-\mu \mathrm{m}$ CMOS Technology", IEEE Microwave and Wireless Component Letters, vol. 17, no. 5, pp. 367369, May. 2007.
[4] Ro-Min Weng, \& oth., "A 1V 2.4 GHz Down Conversion Folded Mixer", APPCAS2006, pp. 1451-1452, 2006.
[5] Vidojkovic V., \& oth., "A low-volatge, folded-switching mixer in 0.18$\mu \mathrm{m}$ CMOS," IEEE Journal of Solid-State Circuits, vol. 40, no. 6, pp.1259-1264, June, 2005.
[6] Vadim Ivanov, \& oth., "A 100-dB CMRR CMOS Operational Amplifier With Single-Supply Capability," IEEE Trans.Circuits and Systems, pt. II, vol. 54, no. 5, pp. 397-401, May 2007.
[7] Bevilacqua A., \& oth.,., "An Ultrawideband CMOS Low-Noise Amplifier for 3.1-10.6 GHz Wireless Receivers, JSSC, vol. 39, no. 12, pp. 2259-2268, Dec. 2004.
[8] T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 1998.

