

# A 20-Stage CMOS Distributed Amplifier using CMOS Interconnects for Artificial Transmission Lines

Kambiz K. Moez and Mohamed I. Elmasry

Department of Electrical and Computer Engineering  
University of Waterloo, Waterloo, Ontario, Canada

## Abstract

This paper presents an area-efficient 20-stage distributed amplifier implemented in 0.18  $\mu\text{m}$  CMOS process. To implement the artificial transmission line of the distributed amplifier, single-wire CMOS interconnects are employed instead of conventional on-chip spiral inductors. Based on this technique the area of CMOS DA is minimized to 0.4  $\text{mm}^2$ . Implemented DA exhibits a gain of 9 dB and a unity gain bandwidth of 27 GHz. Input and output return losses are less than 12 and 8 dB, respectively.


## Introduction

Distributed amplification is widely used as a circuit technique to achieve a constant amplification and good input/output matching over a large frequency band. Conventional microwave DAs are constructed of two TLs that connect the drain and gate terminals of several field effect transistors (FETs). In CMOS, the TLs are artificially constructed of a ladder of lumped-element inductors and capacitors as portrayed in Fig 1. The intrinsic capacitors of transistors – the main cause of bandwidth limitation – are separated by series on-chip inductors to form a lowpass filter topology. This structure provides a relatively low gain due to its additive nature of the paralleled gain cell, but achieves wideband amplification due to distribution of the parasitic capacitors in a lowpass LC circuit topology. While several implementation of inductors have been reported in the literature [1-9], the only viable integrated solution to use spiral on-chip inductors implemented on the thickest metal layer of the process.

## CMOS Interconnects

The main drawback of a fully integrated DA is its large die area as it requires  $2N+2$  spiral inductors for an  $N$ -stage implementation. These on-chip spiral inductors and minimum separation form each other determine the total area of the chip. Considering that the area of the on-chip spiral inductors, and consequently the area of the CMOS DAs does not scale with the technology's feature size, it is necessary to explore alternative implementation of the inductors for cost-effective fully integrated CMOS chips.

In this paper, we use single wire top-metal interconnects to provide the inductances needed for the gate and drain transmission lines. The interconnects are modeled using an EM simulator in a three-dimensional environment. Based on EM-simulated S-parameters, the equivalent circuit, shown in



$$BW_{gate} = \frac{2}{\sqrt{L_g C_g}} \quad BW_{drain} = \frac{2}{\sqrt{L_d C_d}}$$

$$Z_{gate} = \sqrt{\frac{L_g}{C_g}} \quad Z_{drain} = \sqrt{\frac{L_d}{C_d}} \quad S_{21} \cong \frac{1}{2} g_m Z_L N$$

Fig. 1. Schematic diagram of CMOS DA, and expressions for bandwidth, characteristic impedance, and gain [9].

Fig. 2, is produced to be supplied to a circuit simulator. Parallel RL networks with mutual inductance are added to the equivalent circuit to model the changes in series inductance and resistance with frequency.  $C_{ox1}$  and  $C_{ox2}$  simulate the capacitive coupling between the interconnect and substrate.  $R_{sub1}$  and  $R_{sub2}$  represent the resistive substrate loss. The resistive loss and substrate loss of the interconnects reduce the gain of the amplifier and degrade the input/output matching as frequency increases, preventing the DA from achieving its expected bandwidth.

## CMOS DA Design

The first step in the design of a distributed amplifier is to find the values of the capacitors and inductors of the gate




Fig. 2. Equivalent circuit of CMOS interconnects.




Fig. 3. Chip layout of twenty-stage CMOS DA.

and drain transmission lines such that they provide the required bandwidth of the DA. Since the limited quality factor of the interconnects significantly reduce the gain of the DA at higher frequencies, we choose an ideal bandwidth several times larger than that we expect in the presence of the resistive loss of the interconnects and substrate loss. As a proper DA design requires equal signal delays on the gate and drain transmission lines, the gate and drain transmission lines' bandwidths are required to be equal.

To ensure proper matching at input/output ports, the characteristics impedance of the gate and drain transmission lines,  $Z_{gate}$  and  $Z_{drain}$ , must be chosen equal to or close to the terminating resistors of the lines,  $R_g$  and  $R_d$ , respectively. If the DA is not connected to an off-chip load, it is not required to match the output line to a  $50\Omega$  load. Instead, we choose to terminate the output transmission lines with a  $100\Omega$  to improve the gain of the amplifier. The ratio of 2 to 1 for  $Z_{drain}$  to  $Z_{gate}$  is chosen because the total parasitic capacitance at the gate of the NMOS transistors is almost twice as the parasitic capacitance at the drain terminal. Therefore, there is no additional capacitor is needed to equalize the bandwidths of the gate and drain transmission lines as the inductors of the drain TL are two times larger than those of the gate TL ( $L_d = 2L_g$  and  $C_g = 2C_d$ ). This condition implies the drain interconnect length are required to be two times of the gate interconnects length.

### Co-Simulation

Assume that we have a network with  $N$  passive sub-networks and  $M$  active sub-networks. Using a standard network analysis procedure, we can find the final  $S$  parameters of the network as a function of its passive and active sub-networks'  $S$  parameters:

First, identify the internal and external ports of the network: internal ports are those ports that are terminated (load/ground) or connected to an adjacent sub-network. The rest of the ports, external ports, are those that act as ports of the main network. Assume that the network has  $K$  external ports and  $J$  internal ports. Next, record the information in the following  $(K+J) \times (K+J)$  matrix:

$$\begin{bmatrix} V_E^- \\ V_I^- \end{bmatrix} = \begin{bmatrix} S_{EE} & S_{EI} \\ S_{IE} & S_{II} \end{bmatrix} \begin{bmatrix} V_E^+ \\ V_I^+ \end{bmatrix} \quad (1)$$

where  $V_E^+$ ,  $V_E^-$ ,  $V_I^+$ , and  $V_I^-$  are the vectors of the incident and reflected voltages of external and internal ports, respectively. The element of matrices  $S_{EE}$ ,  $S_{EI}$ ,  $S_{IE}$ , and  $S_{II}$  are easily given by the equation

$$S_{ij} = \begin{cases} 0 & \text{if there is no direct relation between} \\ & \text{ } i \text{ and } j \text{ through any of the subnetworks} \\ S_{ij} \text{ subnetwork} & \text{if there is a direct relation between} \\ & \text{ } i \text{ and } j \text{ through one of the subnetworks} \end{cases} \quad (2)$$

Next, find the connection matrix  $\Gamma$  for the internal ports: In this step, we enter the network connection configuration using connection matrix

$$V_I^- = \Gamma V_I^+ \quad (3)$$

The elements of  $\Gamma$  are given by the relation imposed on the internal ports by the interconnection among the sub-networks. For example, if port  $X$  of sub-network  $Y$  is directly connected to port  $X'$  of sub-network  $Y'$ , the following relations shall be plugged in the connection matrix as

$$V_{X'}^- = V_X^+ \text{ and } V_{X'}^+ = V_X^- \quad (4)$$

These relations set two elements,  $S_{XX'}$  and  $S_{X'X}$ , of the  $\Gamma$  equal to 1. In another case, if port  $Z$  is terminated in a load with a reflection coefficient of  $\Gamma_L$ , the relationship




Fig. 4. a) EM-modeling of individual passive components, and b) EM-modeling of combined passive network.




Fig. 5. S parameters simulation results.

$$\frac{V_Z^+}{V_Z} = \Gamma_L \quad (5)$$

sets the value of  $S_{ZZ}$  in the connection matrix equal to  $1/\Gamma_L$ .

In the final expression of the equation, the final S parameters of the external port of the network can be obtained using

$$S^R = \frac{V_E}{V_E^+} = S_{EE} + S_{EI} [\Gamma - S_{II}]^{-1} S_{IE} \quad (6)$$

### Results and Conclusions

The proposed DA circuit is laid out in an area of  $400 \mu\text{m} \times 1000 \mu\text{m}$ , and fabricated in a standard  $0.18 \mu\text{m}$  TSMC CMOS technology with six metal layers. The TLs' interconnects are implemented onto metal 6 layer with thick metal option that extends the metal thickness to  $2 \mu\text{m}$ . The chip layout of the fabricated chip is shown in Fig. 3.

The S-parameter simulation results are shown in Fig 5. The simulated gain ( $S_{21}$ ) of the amplifier is 9 dB. The values of  $S_{11}$ ,  $S_{22}$  and  $S_{12}$  are limited to -12 dB, -8 dB and -18 dB within the DA's bandwidth, respectively.

Table 1. Performance comparison of published CMOS DAs.

Technology ( $\mu\text{m}$ ) and [Ref]	Bandwidth (GHz)	Gain (dB)	Area ( $\text{mm}^2$ )
0.6 [1]	5.5	6.5	$1.4 \times 0.8$
0.6 [2]	8.5	5.5	$1.3 \times 2.2$
0.35 [3]	5.5	20	$0.95 \times 1.8$
0.18 [4]	>11	18	$1 \times 2.2$
0.18 [5]	15	8	$1.3 \times 1.8$
0.18 [6]	24	7.3	$0.9 \times 1.5$
0.09 [7]	70	7	$0.9 \times 0.8$
0.09 [8]	80	7.4	$1.2 \times 0.6$
0.18 [*]	27	9	$0.4 \times 1$

\* This work

Table 1 compares the performances and die areas of the previously published DAs with the one proposed in this work. The area of the proposed DA is 45% smaller than the die area of the smallest CMOS DAs reported in the literature.

### References

- [1] B. M. Ballweber, R. Gupta, and D.J. Allstot, "A fully integrated 0.5-5.5 GHz CMOS distributed amplifier," *IEEE J. Solid-State Circuits*, vol. 35, pp. 231-239, Feb. 2000.
- [2] A. Hee-Tae and D. J. Allstot, "A 0.5-8.5 GHz fully differential CMOS distributed amplifier," *IEEE J. Solid-State Circuits*, vol. 37, no. 8, pp. 985-993, Aug. 2002.
- [3] R. Amaya and C. Plett "Design of high gain fully-integrated distributed amplifiers in  $0.35 \mu\text{m}$  CMOS," *European Solid-State Circuits Conf.*, pp. 145-148, Sept. 2003.
- [4] K. H. Chen and C. K. Wang, "A 3.1-10.6 GHz CMOS cascaded two-stage distributed amplifier for ultra-wideband application," *IEEE Asia-Pacific Conf. Advanced System ICs*, pp. 296-299, Aug. 2004.
- [5] B. M. Frank, A. P. Freundorfer, and Y. M. M. Antar, "Performance of 1-10 GHz traveling wave amplifiers in  $0.18 \mu\text{m}$  CMOS," *IEEE Microwave Compon. Lett.*, vol. 12, pp. 327-329, Sept. 2002.
- [6] R.C. Liu, K. L. Deng, and H. Wang, "A 0.6-22 GHz broadband CMOS distributed amplifier," *IEEE RFIC Symp.*, pp. 103-106, June 2003.
- [7] M Tsai, H. Wang, J. Kuan, and C. Chang "A 70 GHz cascaded multi-stage distributed amplifier in  $90 \text{ nm}$  CMOS Technology," *IEEE ISSCC Conf.*, pp. 402-402, Feb. 2005.
- [8] R Liu, T Wang, L. Lu, H. Wang, S. Wang, and C. Chao "An 80 GHz traveling-wave amplifier in a  $90 \text{ nm}$  CMOS Technology," *IEEE ISSCC Conf.*, pp. 154-155, Feb. 2005.
- [9] T. Wong, *Fundamentals of Distributed Amplification*. Norwood, MA: Artech, 1993.