Distributed Current Mode Logic

Shahab Ardalan, Kambiz K. Moez, Manoj Sachdev, Mohamed I. Elmasry Department of Electrical and Computer Engineering University of Waterloo, Waterloo, Canada {ardalan, kambiz, msachdev, elmasry}@vlsi.uwaterloo.ca

Abstract—This paper introduces a new high-speed CMOS logic family called distributed current mode logic (DCML). This architecture is a combination of existing current mode logic (CML) architecture and the concept of distributed circuits. Distributed current mode logic takes advantages of distributed circuit, and is able to work up to 80 GHz in 0.13 μ m CMOS technology. Because of the low noise behavior of the current mode logic family, DCML generates low power/substrate noise. Differential implementation of this logic makes it more immune to the noise generated by other blocks. These properties make this architecture a good candidate for very high-speed data communication integrated circuits.

I. INTRODUCTION

In today's society, there is an increasing demand for high-speed communication and fast data transmission [1]. Integrated circuits are one of the best solutions to realize this communication link. Integrated circuit implementation provides less power dissipation and higher performance than discreet circuit realization. A high-speed digital logic circuit is required to realize the high-speed data communication micro-chips; for example, on the receiver side, Phase Lock Loop (PLL) or Clock and Data Recovery (CDR) blocks employ high speed digital circuits [2, 3]. Implementation cost is an important issue: bipolar technologies are much more expensive to apply than CMOS technology. But CMOS technology offers more advantages than related technologies, except for highfrequency operation [4]. State-of-the-art standard CMOS logics cannot perform at more than 8 GHz [5-7]. Different techniques and architectures have been introduced to increase the speed of digital circuits [8, 9]. This paper introduces a novel architecture that is able to operate at higher frequency than the architectures of existing architectures and methods. The next section of the paper presents a review of the existing current mode logic method. Section III is devoted to the concept of distributed circuits, particularly on distributed amplifiers. Section VI explains the novel distributed current mode logic architecture. Section V compares current mode logic with distributed current mode logic, and Section VI presents the conclusions.

II. CURRENT MODE LOGIC

MOS Current Mode Logic (MCML) has been introduced in [9]; it originated from emitter couple logic (ECL) [10]. The main concept in MCML is to reduce the voltage swing and switch the current to increase the frequency of switching. The MCML inverter shown in Fig. 1 explains the architecture and operation of Current Model Logic circuits.

The MCML inverter has the exact same architecture as a differential amplifier. A tail current source is connected to a differential pair transistor and pull-up resistors. The operation of the MCML logic is based on the differential pair circuit. The value of the input variable controls the flow of current through the two branches of the differential pair. In MCML logic, both of these transistors Q1 and Q2 work in saturation or linear regions. There is no need for the transistors to be completely off. Normally, designers try to have a ratio of around 10% and 90% of the tail current, Itail, in the branches. For example, if Vin+ is higher than V_{in}, then most of the current passing through Q₁ exceeds the current passing through Q₂. Therefore, the positive output voltage begins to drop until it reaches a steady state, at which point the current through the resistor R1 matches the current through transistor Q1. In the





meantime, the negative output voltage is charged to supply voltage (VDD) through resistor R₂.

MCML circuits are faster than other logic families, because they use NMOS transistors only and because these transistors operate only in the saturation or linear regions. The small output swing of MCML circuits reduces the cross talk between adjacent signals. The constant current source reduces the switching noise and supply fluctuations. For these reasons, MCML is recommended for mixed signal design to reduce the interference between the digital and analog blocks [11]. Because of the differential nature of MCML, MCML circuits have high noise immunity; the technology has therefore been recommended for high-speed application [12]. Other essential digital blocks can also be built in this architecture. Fig.2 shows XOR gate implemented in MCML logic.

III. DISTRIBUTED AMPLIFIERS

The theory of distributed or traveling-wave amplification using discrete transistors concerns a technique whereby the gain-bandwidth product of an amplifier may be increased. In this approach, the input and output capacitances of the transistors are combined with lumped inductors to form artificial transmission lines (TL). These lines are coupled by the trans-conductance of the devices. The amplifier can be designed to give a flat, low-pass response up to very high frequencies. [13] A distributed integrated circuit design is one of the effective approaches for the design of optical communication ultrawideband circuits, particularly in CMOS technology [14]. Early distributed amplifiers were implemented using vacuum tubes and high-speed GaAs MESFETs [15-19]. Wide-band pre-amplifiers and gain-controlled amplifiers (or limiting amplifiers) are the key building blocks of optical receivers [20]. Since distributed amplifiers (DAs), unlike other amplifiers, have no gain-bandwidth trade-off, they can offer wide-band amplification for high-speed application.

Conventional microwave DAs are constructed of two TLs that connect the drain and gate terminals of several field effect transistors (FETs). Since CMOS interconnects with typical length – less than a few hundred μ ms – are not considered to be TLs at frequencies up to 80 GHz, the TLs are artificially constructed of a ladder of lumped-element inductors and capacitors, as portrayed in Fig. 3. The intrinsic capacitors of transistors - the main cause of bandwidth limitation - are separated by series on-chip inductors to form a low-pass filter topology. This structure provides a relatively low gain due to the additive nature of the paralleled gain cell, but achieves wideband amplification due to distribution of the parasitic capacitors in a low-pass LC circuit topology. The main drawback of DA topology is its large die area because the system requires several on-chip inductors in the circuit topology. As with two cascaded low-pass LC filters, the maximum



Fig. 3. Distrbiuted Amplifier

bandwidth of a DA is limited to the cutoff frequencies of its artificial gate and drain TLs. In practice, the bandwidth is further limited by the resistive loss of the TLs and by the output resistance of the amplifier cell gains.

IV. DISTRIBUTED CURRENT MODE LOGIC

Appling the distributed circuit concept to current mode logic circuits results in a new logic family, *Distributed Current Mode Logic* (DCML). DCML can operate up to very high frequencies because of the nature of distributed circuits. Fig. 4 shows the schematic diagram of a DCML inverter. The functionality of an inverter cell is almost the same as that of a differential distributed amplifier. Main digital cells can also realized in DCML, such as XOR, DFF.

DCML XOR has two differential inputs and one differential output. Both input nodes need to be considered as high-speed nodes connected through distributed LC network. Fig. 5 shows a schematic diagram of a DCML XOR.

The fist step in the design of a DCML gate is to find the values of the capacitors and inductors of the gate and drain transmission lines. The bandwidths of the gate and drain transmission lines are given by

Ì

$$BW_{gate} = \frac{2}{\sqrt{L_g C_g}}$$
 and $BW_{drain} = \frac{2}{\sqrt{L_d C_d}}$. (1)



where Lg, Ld, Cg, and Cd are the inductor and capacitor of the gate and drain transmission lines. The required bandwidth is determined by the transmission rate of the digital data. For example, if the data rate is 40 Gbps, the desired bandwidth of the distributed amplifier is between 70% and 100% of the data rate, meaning 28 GHz to 40 GHz in this case. The voltage gain of a distributed amplifier is given by

$$A_{v} = ng_{m}\sqrt{Z_{gate}Z_{drain}}, \qquad (2)$$

where Zgate and Zdrain are the characteristic impedance of the gate and drain transmission lines, and can be expressed as

$$Z_{gate} = \sqrt{\frac{L_g}{C_g}}$$
 and $Z_{drain} = \sqrt{\frac{L_d}{C_d}}$. (3)

To ensure proper matching at input/output ports, the characteristics impedance of the gate and drain transmission lines, Zgate and Zdrain, must be chosen equal to, or nearly equal to, the terminating resistors of the lines, Rg and Rd, respectively. Since a proper DA design requires equal signal delays on the gate and drain transmission lines, the bandwidths of the gate and drain transmission lines are required to be equal. If the input and output ports are terminated with the same resistors, then this condition necessitates that the values of the inductors of capacitors of both lines be equal, that is Lg=Ld and Cg=Cd. Note that Cg and Cd are the total capacitance seen from the corresponding nodes of the circuit, including the parasitic capacitors of the transistors and on-chip inductors. Therefore, the parasitic capacitors set the minimum values of Cg and Cd and, consequently, the maximum achievable bandwidth of the transmission lines.

V. COMPARISSON

The outputs of the MCML inverter (Fig. 1) and DCML inverter (Fig. 4) are compared in Fig. 6. Simulation results show the latency in the output of DCMLs even though this latency exists in the result of the distributed amplifier. For most of the applications, such as phase detector block in PLLs and CDRs, latency is not an important issue while rise-time and fall-time are the main concern.

All the simulations have been performed in 0.13µm



CMOS technology, showing that the cells are able to work in the frequency range of 80GHz. The required voltage gain for digital cells is 1V/V. Targeting this small gain helps designers to increase the frequency of operation. Fig. 7 compares the outputs of the MCML and DCML XOR gates shown in Fig. 2 and 5, respectively.

VI. CONCLUSION

In this paper current mode logic family and distributed amplifier have been studied. A new distributed current mode logic family (DCML) has been launched; DCML and CML have been compared. Simulation results show that the distributed-current mode logic family can be used for a wide range of very high-frequency system-on-chip applications, such as clock and data recovery block in the receiver block of optical communications.



Fig. 6. CML Inverter and DCML Inverter simulation results.



Fig. 7. CML XOR and DCML XOR simulation results.

REFERENCES

- [1] "Demand is Growing for Integrated Telecom Services," CRM Today, 10 May 2005.
- [2] M. Meghelli, "A 43-Gb/s Full-Rate Clock Transmitter in 0.18µm Ge BiCMOS Technology", IEEE journal of Solid-state circuit, vol. 40, pp. 2046-2050, October 2005.
- [3] J. Lee and B. Razavi, "A 40 Gb/s clock and data recovery circuit in 0.18µm CMOS technology," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 242–243.
- [4] D. Johns and K. Martin, "Analog Integrated Circuit Design," New York, NY: Wiley, 1997.
- [5] Ram K. Krishnamurthy, Atila Alvandpour, Vivek De, Shekhar Borkar, "High-performance and Low-power Challenges for Sub-70nm Microprocessor Circuits," IEEE Custom Integrated Circuits Conference, 2002, pp. 125-129
- [6] W. Belluomini, "An 8GHz Floating Point Multiply," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 242– 243.
- [7] J. Wuu, D. Weiss, C.Morganti, and M. Dreesen. "The Asynchronous 24MB On-chip Level-3 Cache for a Dual Core Itanium-Family Processor," EEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 488-489.
- [8] Y. Ji-Ren and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, Feb. 1989, pp. 62–67.
- [9] M.Yamashina and H.Yamada, "MOS current mode logic MCML circuit for low-power GHz processors," NEC Res. Develop., vol. 36, no. 1, Jan. 1995, pp.54–63.
- [10] J. Lohstroh, "Devie and Circuits for Bipolar VLSI," Proceeding of the IEEE, July 1981.
- [11] M. W. Allam, M. I. Elmasry, "Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style," IEEE Journal of Solid-State Circuits, 2001.
- [12] P. Ng, P. T. Balsara, and D. Steiss, "Performance of CMOS differential circuits," IEEE J. Solid-State Circuits, vol. 31, pp. 841–846, June 1996.
- [13] J. B. Beyer, S. N. Prasad, R. C. Becker, I. E. Nordman and G. K Hohenwalter, "MESFET distributed amplifier design guidelines," IEEE Tran. on MTT, vol. 32, no. 3, pp. 248- 275, Mar. 1984
- [14] A. Hajimiri, "Distributed integrated circuits: an alternative approach to high-frequency design," IEEE Communications Magazine, vol. 40 iss. 2, pp. 168-173, Feb. 2002.
- [15] T. T. Y. Wong, Fundamentals of Distributed Amplification. Norwood, MA: Artech, 1993.
- [16] E. W. Strid and K. R. Gleason, "A DC-12-GHz monolithic GaAs FET distributed amplifier," IEEE Trans. Microwave Theory Tech., vol. 30, pp. 969–975, July 1982.
- [17] Y. Ayasli, R. L. Mozzi, J. L. Vorhaus, L. D. Reynolds, and R. A. Pucel, "A monolithic GaAs 1–13-GHz traveling-wave amplifier," IEEE Trans. Microwave Theory Tech., vol. 30, pp. 976–981, July 1982.
- [18] K. B. Niclas, W. T. Wilser, T. R. Kritzer, and R. R. Pereira, "On the theory and performance of solid-state microwave distributed amplifiers," IEEE Trans. Microwave Theory Tech., vol. 31, pp. 447–456, June 1983.
- [19] K. B. Niclas, R. D. Remba, R. R. Pereira, and B. D. Cantos, "The declining drain line lengths circuit—A computer derived design concept applied to a 2–26.5-GHz distributed amplifier," IEEE Trans. Microwave Theory Tech., vol. 34, pp. 427–434, Apr. 1986.
- [20] S. B. Alexander, Optical Communication Receiver Design, Tutorial Texts in Optical Engineering, vol. TT22, 1997.
- [21] D. M. Pozar, Microwave Engineering. Reading, MA: Addison-Wesley, 1990.