by Ian Kuon and Mark Calder
The final report for the project can be found here.
The VHDL for the design is available here. The design used 798/1152 Logic Cells and including comments there were 2272 lines of VHDL.
If you have any questions or concerns please contact us.
Mark Calder and Ian Kuon