Simulations were provided in the appendix of our original hard copy of the report. For this report we will suffice it to say that all our modules worked, as they should have with no known glitches. Most of our code was written using either Altera Maxplus2 lpm megafunctions or VHDL templates so we found very few surprises during our simulations of the chip functions.