This directory contains a simple example of the VHDL syntax
when using Actel actmapw and designer with multiple source files.

You can use actmapw with these options:
Family = ACT1
Mode = Chip
Flatten = Yes