Multi-Threading and Hardware Acceleration with Low-Density Parity-Check Decoding

Samer Chomery,
Dept. of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada T6G 2V4
Email: schomery@ualberta.ca

Abstract—This project presents a computer architecture study on the effects of multithreading on low-density parity-check decoding. Hardware acceleration techniques are also considered to increase the performance of LDPC decoders. The multithreading simulation is aimed at the XInC microprocessor architecture that features a RISC architecture with 8 independent hardware threads. This paper presents background information, related work conducted in the LDPC decoding area that inspired this study, and a brief description of the architecture experiment and its procedures. The paper concludes with a summary of the results and discussion. The study showed that speedup gains of up to 9.563 times could potentially be achieved.

Index Terms—Low-density parity-check codes, belief propagation algorithm, multithreading, hyper threading, hardware accelerator, LDPC decoder.

I. INTRODUCTION

Forward error correction (FEC) codes are a technique that improves the reliability of information transmission over a noisy channel. FEC codes do not guarantee errorless transmission, however they attempt to reduce the probability of error to as small as desired. Low-density parity-check (LDPC) codes are a member of the FEC family, and they allow data transmission rates close to the theoretical maximum. Due to the impracticality of their implementations at the time they were introduced in the 60s, they were forgotten for years. The recent advancements achieved in the fields of information theory and VLSI design resulted in the resurgence of LDPC codes. Due to their superior performance, they are adopted for several communications standards and are being considered for next generation ones. Most of the current efforts in the LDPC field focus on low complexity implementations for their encoders and decoders.

Various LDPC decoder architectures have been proposed in literature, and some have been implemented and demonstrated in hardware. These architectures range from fully serial to fully parallel. It is viable to consider multithreading as an enhancement strategy for current LDPC decoder designs. Multithreading is not a new concept in computer architecture. It has evolved and changed from simple symmetric multiprocessoring to hyper threading.

Motivated by the importance of LDPC decoders and the viability of multithreaded architectures, I introduce an architecture experiment to study the gains achieved from enhancing LDPC decoders with multithreading. I also propose a further enhancement step that features a hardware accelerator idea aiming at speeding internal computationally heavy loops.

I begin this paper by presenting background information of LDPC decoders and multithreading in Section II. The experiment’s concepts are explained in Section III, and the procedures and challenges encountered are listed in Section IV. The experiment was conducted and the results were collected and presented with a brief discussion in Section V. I conclude with comments regarding the impact of multithreading on LDPC decoders and other similar architectures in Section VI.

II. BACKGROUND

To properly present the main architecture experiment in this paper, an introduction to the main two concepts involved is essential. These two concepts are LDPC decoding and processor multithreading.

A. LDPC Decoding

Low-Density Parity-Check Codes have become widely popular since their re-discovery in the 90s. Their current success and research focus is a result of their strong performance and practical implementation nature. LDPC codes can achieve near Shannon Limit performance. In fact it has been shown that they can get to within 0.0045 dB of this limit [1]. In addition to their strong performance capability, LDPC codes could be implemented in hardware using reduced complexity encoders and decoders. While the LDPC encoder is is O(n^2) complexity, a great deal of research has been dedicated to reduce that. Some O(n) complexity encoder designs have been presented. The decoding algorithm used for LDPC codes is called the Belief Propagation (BP) algorithm and is of O(n) complexity.

Before I discuss the BP algorithm, I will present a few theoretical concepts that explain the idea of the LDPC codes.

LDPC codes are generated using a sparse parity-check matrix (H). The H matrix is largely populated by zeros, while the number of ones approaches zero. As the length of the matrix is increased the density of ones decrease, hence the low-density part of the name. It has been shown that decreasing the density of the ones leads to the increased performance of the codes.
The set of LDPC codes $C$ is the set of vectors $x$ in the right null-space of $H$ (i.e. $Hx = 0$). By manipulating the $H$ matrix, a generating matrix $G$ can be obtained and it satisfies (1)

$$GH^T = 0$$

(1)

The $G$ matrix is used to encode the user’s data through matrix multiplication to produce the encoded stream. This is done by using (2)

$$x^T = u^T G$$

(2)

The matrix multiplication in (2) is the reason for the quadratic complexity of the encoding.

Another concept relevant and extremely instrumental to the LDPC codes is the bipartite or Tanner graph. This is a method used to visually represent the LDPC codes and their operation. In this graph, two subsets of nodes are present; $n$ variable nodes corresponding to the length of the code, and $m$ parity check nodes corresponding to the code bits, as shown in Fig 1. While there are no edges directly connecting elements of each subset, edges exist between the two subsets and they correspond to the ones in the parity check matrix $H$. From the graph, the concept of LDPC codes is visually realized. The variable nodes participating in the same parity-check operation are all connected to one check node, and each variable node is participating in several parity check operations, hence connected to several check nodes.

It is the parity-check redundancy that will allow the decoding of the original signal with a high level of error correction accuracy relative to conventional coding schemes.

Arriving at the decoder, the original encoded message is corrupted by channel noise. We define a parameter in (3) on which the decoding algorithm will heavily depend; the log-likelihood-ratio (LLR).

$$\text{LLR}(x_i) = \log \frac{P(x_i = 1 \mid \text{received bit})}{P(x_i = 0 \mid \text{received bit})}$$

(3)

Where $x_i$ represents a decoded bit in the received codeword. Based on the LLR parameter, the receiver decides on the value of the received bits with a certain degree of confidence.

If the algorithm stops here, there would be no gain in using the parity-check relations to improve the LLR values. Therefore an iterative mechanism must be introduced to help improve the level of confidence of the received bits. A special type of message-passing algorithm does just that through the propagation of the LLR (belief) values among the connected nodes of the Tanner graph discussed above. This explains the name Belief Propagation (BP) Algorithm. This decoding algorithm is an iterative algorithm that uses the following steps.

- Initialization; the initial LLR values are read from the channel and sent to the corresponding check nodes.
- First half of iteration; the messages of the check nodes are computed using (4) and passed to the appropriate variable node.

$$C_{\text{Node \_ Message}} = 2 \tanh^{-1} \left( \prod_{i} \left( \frac{\text{LLR}_i}{2} \right) \right)$$

(4)

Where $\text{LLR}_i$ represent the LLR values from the participating variable nodes.
- Second half of iteration; the messages of the variable nodes are computed using (5) and the arriving values from the check nodes. Then they are passed back to the appropriate check nodes.

$$V_{\text{Node \_ Message}} = \sum_{j} C_{\text{Node \_ Message}}$$

(5)

- Slice the LLR values of the bits using the zero threshold and compute a codeword.
- If the codeword satisfies the null space constraint, or if the algorithm reached the maximum number of iterations, then stop the algorithm.

After a few iterations, the LLR values will improve significantly and will eventually converge to their correct values.

B. Multithreading

Although faster clock speeds are an important method of delivering higher performance from microprocessors, clock frequency is not the only performance-improving factor. Another method is to attempt to perform more workload per clock cycle. Many techniques in computer architecture have tackled this idea and great progress has been made. Pipelining and instruction level parallelism (ILP) are such techniques, which in their essence mean using as much as possible of the processor’s resources to perform more work during a fixed period of time, the clock period. Multithreading is another technique.

In Multithreading, multiple programs are loaded into memory and the processor, together with the operating system (OS), provide the illusion that all programs are running at the same time. While the processor can only execute one program at a time, the OS rapidly switches between running programs after a time interval called the time slice. Some programs might have longer time slices than others depending on their priority. In what is known as pre-emptive multi-tasking, the OS forces every program out of the processor’s execution as soon as its time slice expires. This is done through utilizing the Interrupt Service Routine (ISR) so that when the program’s
time slice expires an interrupt is generated and the interrupt handler will handle switching the processor between the tasks.

Before introducing the evolution of multi-threading, it is important to define several terms. A running program in the processor could also be termed a process. Each process has a context, which essentially refers to all the information about the state of that process in time. A process is comprised of threads. Each process has at least one main thread, and each thread has its own local context. This idea is the main reason why multi-threading works. Since each thread has its own context (local information), the processor can operate on it reasonably independently, thus creating the opportunity to maximize the processor’s usage time. While one process is idle or waiting for a certain resource, the processor can go ahead and execute a non-related thread, hence efficiently increasing the performance.

Multithreading passed through several stages:

1) Symmetric multiprocessing (SMP): in conventional SMP, a second CPU is added, and this results in the ability to execute two processes at the same time, yielding less context switching and more execution time for each process.

2) Superthreading: Also known as time-slice multithreading. A superthreaded processor is capable of running multiple threads at the same time. In these processors, several instructions are issued at the same time, and they enter the several available functional units in the internal processor pipelines. All instructions must come from the same thread; therefore each thread is still bounded by a time slice. However, the ability to execute multiple instructions and performing less OS context switching (replaced by logic switching) increases the processors performance.

3) Hyper-Thread: Hyper-threading is similar to Superthreading, but instructions fetched can arrive from multiple threads. This allows the scheduling logic to flexibly use any available execution functional units and time slots. Therefore, it makes more efficient use of the processor’s resources and further increases the performance.

II. RELATED WORK

The area of LDPC decoding hardware architectures is rich with contributions. Howland and Blanksby introduced their LDPC hardware decoder [2] that needed 690-mW to perform at 1-Gb/s with a rate 1/2 code. They proposed several architectures for the BP algorithm. The first featured the hardware-sharing concept. This architecture involved building small hardware functional units to handle the check-node and variable-node operations and a memory fabric to connect them and store the messages passed in between. However, the disadvantage of such approach is the fact that these functional units will be reused and the memory fabric will be accessed many times to perform the iterations of the algorithm. This reduces the potential throughput of the system, since the iterations are performed serially. In their paper, they also proposed a parallel architecture for LDPC decoding. This architecture stems from the way the BP algorithm corresponds to the Tanner graph. The graph and its components (check and variable nodes) are instantiated in hardware, which means the check node and variable node functional units are implemented in hardware and wires route the connections between them. This design also means that, during each iteration, the functional units will be used once and the messages will propagate through the wires. This architecture allows all the nodes of one type to be updated in parallel. While having an extremely high throughput, this architecture consumes a large area and is hardware expensive.

Karkooti and Cvallaro [3], studied the differences between a fully serial LDPC decoder architecture and a fully parallel LDPC decoder architecture. The fully parallel LDPC architecture features speed and large area, while the fully serial one features small area and slower speed. In fact a fully serial architecture requires only one check-node functional unit and one variable-node functional unit, and they could be reused for all iterations. The fully parallel architecture, in comparison, requires no memory as all message values could be latched close to the functional units. In a tradeoff design, their paper introduced a semi-parallel architecture that balanced the gains between area and time.

The third related decoder architecture surveyed, was the one proposed by Swamy, Bates, and Brandon [4]. While their design is geared mainly towards ASIC implementations it provides a very fundamental idea to the experiment of my paper. They proposed a processor-based decoder architecture. To this end, a processor is a physical entity that contains delay elements and a check-node functional unit as well as a variable node functional unit. Each processor represents a single iteration and could be cascaded with other processors in an ASIC implementation to construct the BP decoder.

III. THE EXPERIMENT

The architecture study performed in the paper is aimed at two architecture enhancement ideas, multithreading and hardware acceleration. This section presents the way I propose to study these ideas and their effect on LDPC decoding.

A. Multithreading and LDPC decoding

The idea of this architecture experiment was inspired from the processor-based LDPC decoder architecture described in the previous section. The processor components, as defined in [4], could be considered as processes following the definition we established earlier. Therefore it is possible to consider the multithreading approach and its effects on such processes.

A software version of the LDPC decoder provides a practical environment to experiment with multithreading. Attempting to speed up the decoder’s program (process) through splitting the decoder’s iterations into separate threads is the main goal for this architecture study. A comparison between a single-thread, serial architecture decoder and a
multithreaded serial but pipelined architecture decoder is conducted and the results are presented in Section V.

The first single-thread architecture, as shown in Fig. 2, employs a single process that receives the channel inputs and re-routes the results back into the input ports each iteration. In software, this architecture represents a for-loop structure that accesses memory inputs and stores the result back in memory during every iteration. The single-thread architecture will run the same number of instructions and will have the same number of memory accesses per iteration.

The multithreaded architecture, featured in Fig. 3, uses several threads to implement several iterations of the decoder process. Each processor (thread) takes the input of the previous processor or the channel in case of the first processor. The processors run the same instruction sequence and produce their outputs relatively at the same time. In software, this architecture corresponds to an unrolled loop with each iteration executing whenever the required functional units and memory inputs are available. This corresponds to an out-of-order execution therefore a handshaking mechanism needs to be implemented in each thread to ensure the sequential flow of data. Furthermore, this architecture is pipelined since after the last thread has received its valid inputs, a new set of outputs would be produced with each following iteration period.

The architecture experiment described in the previous section was conducted as follows:

1) A C-code implementation of the belief propagation algorithm discussed in [4] was used to simulate the behaviour of the decoder architecture. The code, attached in Appendix A, contains the decoder function and its check-node and variable-node subroutines.

2) The targeted multithreaded hardware device is the XInC micro processor [6] produced by Eleven.
The next section presents the results of the experiment and an analysis of the proposed architectures.

V. RESULTS AND DISCUSSION

The real performance comparison metric in computer architecture experiments is the processor’s execution time ($CPU_{Time}$). Which is defined by (7).

$$CPU_{Time} = CPI \times IC \times Cycle\_Time$$

Where $CPI$ is Cycles per instruction, $IC$ is Instruction count, and $Cycle\_Time$ is the system clock period [7].

For the purposes of this experiment, all instructions are assumed to have equal average $CPI$. Thus making $CPI$ a constant in the equation. $Cycle\_Time$ does not vary within the code either. Therefore $IC$ can loosely approximate $CPU_{Time}$. This is not the case in real applications where various instructions have various $CPI$ and timing properties.

Based on the above, the various code segments were counted and the instruction counts are presented in Table I.

<table>
<thead>
<tr>
<th>Code Segment</th>
<th>Instruction Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full main loop</td>
<td>565</td>
</tr>
<tr>
<td>Main loop without for-loop</td>
<td>551</td>
</tr>
<tr>
<td>instructions</td>
<td></td>
</tr>
<tr>
<td>Check node</td>
<td>379</td>
</tr>
<tr>
<td>Variable node</td>
<td>380</td>
</tr>
<tr>
<td>Sign2two function</td>
<td>27</td>
</tr>
<tr>
<td>Two2sign function</td>
<td>22</td>
</tr>
<tr>
<td>Full variable node</td>
<td>429</td>
</tr>
<tr>
<td>Inter-thread handshaking code</td>
<td>25</td>
</tr>
</tbody>
</table>

The values in Table I above were used in this experiment to conduct a comparison between four architectures.

- **Single Thread**: this architecture ran the main decoder for-loop and all its subroutines. This architecture is considered the base case.
- **Single Thread with Hardware Accelerator**: this architecture ran the main decoder for-loop without the check node code (eliminated by HA).
- **Multithreaded**: this architecture ran the unrolled main decoder code without the for-loop instructions. It ran all the subroutines, as well as the handshaking code.
- **Multithreaded with Hardware Accelerator**: this architecture ran the unrolled main decoder code without the for-loop instructions or the check node code. It also ran the handshaking code.

Table II provides a summary of instruction counts for the above-mentioned architectures and their speedup relative to the base case.

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Inst. Count</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single Thread</td>
<td>9611</td>
<td>Base case</td>
</tr>
<tr>
<td>ST &amp; HA</td>
<td>6958</td>
<td>1.381</td>
</tr>
<tr>
<td>Multi-Thread</td>
<td>1384</td>
<td>6.944</td>
</tr>
<tr>
<td>MT &amp; HA</td>
<td>1005</td>
<td>9.563</td>
</tr>
</tbody>
</table>
VI. CONCLUSION

In this paper I presented the background information on low-density parity-check decoders and their architectures, as well as a brief introduction to multithreading. The potential speedup gains that results from combining LDPC decoders with multithreading architectures were discussed. A processor-based LDPC decoder was integrated with multithreading and hardware acceleration to achieve up to 9.563 times speedup.

From the results and analysis, it was determined that the XInC microprocessor provides a commendable environment for LDPC decoder multithreading. Despite incurring some multithreading overhead, the speedup gains considerably out weighed the losses.

While most current LDPC decoding implementations are FPGA and ASIC designs, multithreading creates significant speedup opportunities, and is worth further exploring in real hardware implementations of LDPC decoders and other DSP applications.

REFERENCES


ACKNOWLEDGEMENT

I would like to acknowledge Ramkrishna Swamy for providing the LDPC decoder C-code package for this project.
for(i=0; i<numPhases; i++) {
    for(j=0; j=maxDegree; j++) 
        decMemPtr[p*procDeltaAddr + i*maxDegree+j] = &decMem[p*procDelta + p*memLRB[(*maxDegree)+j]];
    }
} 
return(1); 
} 
void decoder(int *info, int *code) {
    int i, p, row, rowv, sum;
    int n1, n2, n3, c1, c2, c3;
    // update the variable node rows with the new code and info values
    row = codeRate * phaseDecoder;
    if (row < 0) 
        row = numRows;
    rowv = codeRate + codeRate * phaseDecoder;
    while ((row < 0)) 
        rowv = numRows;
    for (p = (numProcessors-1); p > 0; p--) {
        // Grap the inputs to this processor from the previous processor
        if (p > 0) {
            decMem[p*procDelta + row] = decMem[(p-1)*procDelta + row];
            decMem[p*procDelta + row+1*numRows] = decMem[(p-1)*procDelta + row+1*numRows];
            decMem[p*procDelta + row+2*numRows] = decMem[(p-1)*procDelta + row+2*numRows];
            decMem[p*procDelta + row+3*numRows] = decMem[(p-1)*procDelta + row+3*numRows];
            decMem[p*procDelta + (row+1)] = decMem[(p-1)*procDelta + (row+1)];
            decMem[p*procDelta + (row+1)+1*numRows] = decMem[(p-1)*procDelta + (row+1)+1*numRows];
            decMem[p*procDelta + (row+1)+2*numRows] = decMem[(p-1)*procDelta + (row+1)+2*numRows];
            decMem[p*procDelta + (row+1)+3*numRows] = decMem[(p-1)*procDelta + (row+1)+3*numRows];
        } else { // the first processors, get the inputs from the channel
            decMem[row] = *code;
            decMem[row+1*numRows] = *code;
            decMem[row+2*numRows] = *code;
            decMem[row+3*numRows] = *code;
            decMem[row+1] = 0;
            decMem[row+1+1*numRows] = 0;
            decMem[row+1+2*numRows] = 0;
            decMem[row+1+3*numRows] = 0;
        }
    }
    // check node
    cNodeOp(decMemPtr[p*procDeltaAddr + phaseDecoder*maxDegree],
        decMemPtr[p*procDeltaAddr + phaseDecoder*maxDegree+1],
        decMemPtr[p*procDeltaAddr + phaseDecoder*maxDegree+2],
        decMemPtr[p*procDeltaAddr + phaseDecoder*maxDegree+3],
        decMemPtr[p*procDeltaAddr + phaseDecoder*maxDegree+4],
        decMemPtr[p*procDeltaAddr + phaseDecoder*maxDegree+5]);
    // variable node
    vNodeOp(&decMem[p*procDelta + rowv],
        &decMem[p*procDelta + rowv+1*numRows],
        &decMem[p*procDelta + rowv+2*numRows],
        &decMem[p*procDelta + rowv+3*numRows],
        &decMem[p*procDelta + (rowv+1)],
        &decMem[p*procDelta + (rowv+1)+1*numRows],
        &decMem[p*procDelta + (rowv+1)+2*numRows],
        &decMem[p*procDelta + (rowv+1)+3*numRows]);
    // If we are at the last processors, capture the variable node outputs
    if (p == (numProcessors-1)) {
        c0 = decMem[p*procDelta + row];
        c1 = decMem[p*procDelta + row+1*numRows];
        c2 = decMem[p*procDelta + row+2*numRows];
        c3 = decMem[p*procDelta + row+3*numRows];
        i0 = decMem[p*procDelta + (row+1)];
        i1 = decMem[p*procDelta + (row+1)+1*numRows];
        i2 = decMem[p*procDelta + (row+1)+2*numRows];
        i3 = decMem[p*procDelta + (row+1)+3*numRows];
    }
}
// slice the last processor's output
signMag2TwosComp d0 &
    signMag2TwosComp d1 &
    signMag2TwosComp d2 &
    signMag2TwosComp d3 &
    sum = 0 = 1 + 2 > 0;
    // less than zero its a 1 a zero or more its a 0.
    if (sum < 0) 
        *info = 1;
    else 
        *info = 0;

    // update the phase
    phaseDecoder += 1;
    if (phaseDecoder == numPhases) 
        phaseDecoder = 0;
    }

    // node.h
    //
    // Author: Tyler Brandon
    //
    // Created: Aug 24, 2005
    //
    // Desc: Fast and simple
    #include <stdio.h>
    #include <malloc.h>
    extern int signBitMask;
    extern int magBitMask;
    extern int satBitMask;
    extern int numRows;
    // update phase
    void voidNodeOp (int *l0, int *l1, int *l2, int *l3, int *l4, int *l5) {
        int min = 10000;
        int min2 = 10000;
        int mag0, mag1, mag2, mag3, mag4, mag5;
        int sign, sign1, sign2, sign3, sign4, sign5;
        int sat0, sat1, sat2, sat3, sat4, sat5;
        int *magPtr;
        sat0=sat1=sat2=sat3=sat4=sat5=0;
        // print "phase %d, code before \n", phase, *l0, *l1, *l2, *l3, *l4, *l5 }
        //print("phase %d, cnode before %x, %x, %x, %x, %x, %x/c\n", phase, *l0, *l1, *l2, *l3, *l4, *l5 );
        // Obtain the sign bits
        sign0 = *l0 & signBitMask;
        sign1 = *l1 & signBitMask;
        sign2 = *l2 & signBitMask;
        sign3 = *l3 & signBitMask;
        sign4 = *l4 & signBitMask;
        sign5 = *l5 & signBitMask;
        // Obtain the magnitudes
        mag0 = *l0 & (magBitMask | satBitMask);
        mag1 = *l1 & (magBitMask | satBitMask);
        mag2 = *l2 & (magBitMask | satBitMask);
        mag3 = *l3 & (magBitMask | satBitMask);
        mag4 = *l4 & (magBitMask | satBitMask);
        mag5 = *l5 & (magBitMask | satBitMask);
        // check for saturation values
        if (*l0 == signBitMask) {
            mag0 = signBitMask;
            sign0 = 0;
        }
        if (*l1 == signBitMask) {
            mag1 = signBitMask;
            sign1 = 0;
        }
        if (*l2 == signBitMask) {
            mag2 = signBitMask;
            sign2 = 0;
        }
        if (*l3 == signBitMask) {
            mag3 = signBitMask;
            sign3 = 0;
        }
        if (*l4 == signBitMask) {
            mag4 = signBitMask;
            sign4 = 0;
        }
        if (*l5 == signBitMask) {
            mag5 = signBitMask;
            sign5 = 0;
        }
        //print("magBitMask %d\n", magBitMask);
        //print("cnode mag %d, %d, %d, %d, %d, %d\n", mag0, mag1, mag2, mag3, mag4, mag5 );
    */
// Calculate the sign.
sign = sign0 ^ sign1 ^ sign2 ^ sign3 ^ sign4 ^ sign5;

// assign the sign bits
\*l0 = sign0;
\*l1 = sign1;
\*l2 = sign2;
\*l3 = sign3;
\*l4 = sign4;
\*l5 = sign5;

// Find the minimum and 2nd minimum.
if (mag0 < min ) {  
  min2 = min;
  min = mag0;
  magPr = &mag0;
} 
else if (mag0 < min2 ) {  
  min2 = mag0;
} 

if (mag1 < min ) {  
  min2 = min;
  min = mag1;
  magPr = &mag1;
} 
else if (mag1 < min2 ) {  
  min2 = mag1;
} 

if (mag2 < min ) {  
  min2 = min;
  min = mag2;
  magPr = &mag2;
} 
else if (mag2 < min2 ) {  
  min2 = mag2;
} 

if (mag3 < min ) {  
  min2 = min;
  min = mag3;
  magPr = &mag3;
} 
else if (mag3 < min2 ) {  
  min2 = mag3;
} 

if (mag4 < min ) {  
  min2 = min;
  min = mag4;
  magPr = &mag4;
} 
else if (mag4 < min2 ) {  
  min2 = mag4;
} 

if (mag5 < min ) {  
  min2 = min;
  min = mag5;
  magPr = &mag5;
} 
else if (mag5 < min2 ) {  
  min2 = mag5;
}

// Assign the minimum and 2nd minimum back to the magnitudes
mag0 = min;
mag1 = min;
mag2 = min;
mag3 = min;
mag4 = min;
mag5 = min;

if (magPr == &mag0 ) {  
  mag0 = min2;
} 
if (magPr == &mag1 ) {  
  mag1 = min2;
} 
if (magPr == &mag2 ) {  
  mag2 = min2;
} 
if (magPr == &mag3 ) {  
  mag3 = min2;
} 
if (magPr == &mag4 ) {  
  mag4 = min2;
} 
if (magPr == &mag5 ) {  
  mag5 = min2;
}

// assign the magnitudes with the possibility of changing a sign bit to 1 (to represent saturation)
\*x0 = \*mag0;
\*x1 = \*mag1;
\*x2 = \*mag2;
\*x3 = \*mag3;
\*x4 = \*mag4;
\*x5 = \*mag5;

\*x0 = \*x0 ^ \*mag0;
\*x1 = \*x1 ^ \*mag1;
\*x2 = \*x2 ^ \*mag2;
\*x3 = \*x3 ^ \*mag3;
\*x4 = \*x4 ^ \*mag4;
\*x5 = \*x5 ^ \*mag5;

// convert back to twos complement
// signMag2TwosComp( \*x0 );
// signMag2TwosComp( \*x1 );
// signMag2TwosComp( \*x2 );
// signMag2TwosComp( \*x3 );
// signMag2TwosComp( \*x4 );
// signMag2TwosComp( \*x5 );
// convert the result back to sign-mag
twosComp2SignMag( &x0 );
} /*
// If one of the values being summed is a saturation value, just set the sum to saturation.
if ( bsat | c0sat )
x1 = satBitMask;
else{
// summation
x1 = b + *c0;
// put a cap if it overflowed
if ( x1 > magBitMask )
x1 = magBitMask;
else if ( x1 < -magBitMask )
x1 = -magBitMask;
// convert the result back to sign-mag
twosComp2SignMag( &x1 );
}

// If one of the values being summed is a saturation value, just set the sum to saturation.
if ( asat | c3sat )
x2 = satBitMask;
else{
// summation
x2 = a + *c3;
// put a cap if it overflowed
if ( x2 > magBitMask )
x2 = magBitMask;
else if ( x2 < -magBitMask )
x2 = -magBitMask;
// convert the result back to sign-mag
twosComp2SignMag( &x2 );
}

// If one of the values being summed is a saturation value, just set the sum to saturation.
if ( asat | c2sat )
x3 = satBitMask;
else{
// summation
x3 = a + *c2;
// put a cap if it overflowed
if ( x3 > magBitMask )
x3 = magBitMask;
else if ( x3 < -magBitMask )
x3 = -magBitMask;
// convert the result back to sign-mag
twosComp2SignMag( &x3 );
}

// info summations

/*
// If one of the values being summed is a saturation value, just set the sum to saturation.
if ( asat | i1sat )
y0 = satBitMask;
else{
// summation
y0 = d + *i1;
// put a cap if it overflowed
if ( y0 > magBitMask )
y0 = magBitMask;
else if ( y0 < -magBitMask )
y0 = -magBitMask;
// convert the result back to sign-mag
twosComp2SignMag( &y0 );
}

// If one of the values being summed is a saturation value, just set the sum to saturation.
if ( csat | i2sat )
y3 = satBitMask;
else{
// summation
y3 = c + *i2;
// put a cap if it overflowed
if ( y3 > magBitMask )
y3 = magBitMask;
else if ( y3 < -magBitMask )
y3 = -magBitMask;
// convert the result back to sign-mag
twosComp2SignMag( &y3 );
}
*/

// assign back sign-mag values
	// *c0 = x0;
twosComp2SignMag( c0 );
	*c1 = x1;
	*c2 = x2;
	*c3 = x3;
	// *i0 = y0;
twosComp2SignMag( i0 );
	*i1 = y1;
	*i2 = y2;
	*i3 = y3;

	// printf("%02x %02x %02x %02x %02x %02x %02x %02x
", *c0,*c1,*c2,*c3,*i0,*i1,*i2,*i3 );
	// printf("phase %d, vnode after, code %x %x %x %x, info %x %x %x %x\n\n", phase,
	// *c0, *c1, *c2, *c3, *i0, *i1, *i2, *i3 );

APPENDIX B

void main()
{


// Decoder Parameters
int numRows = 258;
int numPhases = 129;
int maxDegree = 6;
int numProcessors = 8;
int codeRate = 2;
int phaseDecoder = 0;
int procDelta = 1032; // numRows * 4
int procDeltaAddr = 774; // numPhases * maxDegree
int decMem[$(numRows)$]; // 8 * 258 * 4
int decMemPtr[6192]; // 8 * 129 * 6
int info;
int code;

int i, p, row, rowv, sum;
int i0, i1, i2, i3, c0, c1, c2, c3;
int temp = 0; // for calculating memory access expressions

// update the variable node rows with the new code and info values
row = -codeRate*phaseDecoder;
if ( row < 0 )
row += numRows;
while ( row < 0 )
row += numRows;
for ( p=numProcessors-1; p>0; p-- )
{
if ( p < 0 )

temp = p*procDelta + row;
temp = (p-1)*procDelta + row;
}

int temp = 0; // for calculating memory access expressions

// Decoder Parameters
int numRows = 258;
int numPhases = 129;
int maxDegree = 6;
int numProcessors = 8;
int codeRate = 2;
int phaseDecoder = 0;
int procDelta = 1032; // numRows * 4
int procDeltaAddr = 774; // numPhases * maxDegree
int decMem[$(numRows)$]; // 8 * 258 * 4
int decMemPtr[6192]; // 8 * 129 * 6
int info;
int code;

int i, p, row, rowv, sum;
int i0, i1, i2, i3, c0, c1, c2, c3;
int temp = 0; // for calculating memory access expressions

// update the variable node rows with the new code and info values
row = -codeRate*phaseDecoder;
if ( row < 0 )
row += numRows;
while ( row < 0 )
row += numRows;
for ( p=numProcessors-1; p>0; p-- )
{
if ( p < 0 )

temp = p*procDelta + row;
temp = (p-1)*procDelta + row;
}

int temp = 0; // for calculating memory access expressions

// Decoder Parameters
int numRows = 258;
int numPhases = 129;
int maxDegree = 6;
int numProcessors = 8;
int codeRate = 2;
int phaseDecoder = 0;
int procDelta = 1032; // numRows * 4
int procDeltaAddr = 774; // numPhases * maxDegree
int decMem[$(numRows)$]; // 8 * 258 * 4
int decMemPtr[6192]; // 8 * 129 * 6
int info;
int code;

int i, p, row, rowv, sum;
int i0, i1, i2, i3, c0, c1, c2, c3;
int temp = 0; // for calculating memory access expressions

// update the variable node rows with the new code and info values
row = -codeRate*phaseDecoder;
if ( row < 0 )
row += numRows;
while ( row < 0 )
row += numRows;
for ( p=numProcessors-1; p>0; p-- )
{
if ( p < 0 )

temp = p*procDelta + row;
temp = (p-1)*procDelta + row;
}
APPENDIX C

void vNodeOp(int decMem[], int mem, int mem, int mem, int mem, int mem, int mem, int mem)
{

    // If we are at the last processors, capture the variable node outputs
    if (p == (numProcessors-1))
    {
        temp = p*procDelta + row+v+1*numRows;
        c0 = decMem;
        temp = p*procDelta + row+v+2*numRows;
        c1 = decMem;
        temp = p*procDelta + row+v+3*numRows;
        c2 = decMem;
        temp = p*procDelta + (row+v+1)*numRows;
        i0 = decMem;
        temp = p*procDelta + (row+v+1)*2*numRows;
        i1 = decMem;
        temp = p*procDelta + (row+v+1)*3*numRows;
        i2 = decMem;
        temp = p*procDelta + (row+v+1)*4*numRows;
        i3 = decMem;
    }
}

}
mag0 = min2;
if (magPtr == mag1)
mag1 = min2;
if (magPtr == mag2)
mag2 = min2;
if (magPtr == mag3)
mag3 = min2;
if (magPtr == mag4)
mag4 = min2;
if (magPtr == mag5)
mag5 = min2;

// assign the magnitudes with the possibility of changing a sign bit to 1 (to represent saturation)
decMemPtr1 |= mag0;
decMemPtr2 |= mag1;
decMemPtr3 |= mag2;
decMemPtr4 |= mag3;
decMemPtr5 |= mag4;
decMemPtr6 |= mag5;

void signMag2TwosComp(int val)
{
    // external parameters
    int signBitMask = 64; // Sign bit mask (1000000).
    int magBitMask = 31; // Magnitude bit mask (0011111).
    int satBitMask = 32; // Saturation bit mask (0100000).
    int numRows = 258;
    int phase;
    int sign;
    sign = val & signBitMask;
    val = val & (magBitMask | satBitMask);
    if (sign)
        val = -(val);
}

void twosComp2SignMag(int val)
{
    // external parameters
    int signBitMask = 64; // Sign bit mask (1000000).
    int magBitMask = 31; // Magnitude bit mask (0011111).
    int satBitMask = 32; // Saturation bit mask (0100000).
    int numRows = 258;
    int phase;
    int val < 0)
        val = -(val) | signBitMask;
}

void vNodeOp(int decMem1, int decMem2, int decMem3, int decMem4, int decMem5, int decMem6, int decMem7, int decMem8)
{
    // external parameters
    int signBitMask = 64; // Sign bit mask (1000000).
    int magBitMask = 31; // Magnitude bit mask (0011111).
    int satBitMask = 32; // Saturation bit mask (0100000).
    int numRows = 258;
    int phase;
    int a, b, c, d;
    int asat, bsat, csat, dsat;
    int x0, x1, x2, x3, y0, y1, y2, y3;
    int c0sat, c1sat, c2sat, c3sat, i0sat, i1sat, i2sat, i3sat;
    c0sat = decMem1 & satBitMask;
    c1sat = decMem2 & satBitMask;
    c2sat = decMem3 & satBitMask;
    c3sat = decMem4 & satBitMask;
    i0sat = decMem5 & satBitMask;
    i1sat = decMem6 & satBitMask;
    i2sat = decMem7 & satBitMask;
    i3sat = decMem8 & satBitMask;
    // convert to two-comp
    signMag2TwosComp(decMem1);
    signMag2TwosComp(decMem2);
    signMag2TwosComp(decMem3);
    signMag2TwosComp(decMem4);
    signMag2TwosComp(decMem5);
    signMag2TwosComp(decMem6);
    signMag2TwosComp(decMem7);
    signMag2TwosComp(decMem8);
    // partial summations
    a = decMem1 + decMem2;
    b = decMem3 + decMem4;
    c = decMem5 + decMem6;
    d = decMem7 + decMem8;
    // track saturation values
    asat = c0sat | c1sat;
    bsat = c2sat | c3sat;
    csat = i0sat | i1sat;
    dsat = i2sat | i3sat;
    // If one of the values being summed is a saturation value, just set the sum to saturation.
    if (asat | c3sat)
        x3 = satBitMask;
    else{
        // summation
        x3 = a + decMem3;
        // put a cap if it overflowed
        if (x3 > magBitMask)
            x3 = magBitMask;
        else if (x3 < -magBitMask)
            x3 = -magBitMask;
        // convert the result back to sign-mag
        twosComp2SignMag(x3);
    }
    // If one of the values being summed is a saturation value, just set the sum to saturation.
    if (csat | i2sat)
        y3 = satBitMask;
    else{
        // summation
        y3 = c + decMem7;
        // put a cap if it overflowed
        if (y3 > magBitMask)
            y3 = magBitMask;
        else if (y3 < -magBitMask)
            y3 = -magBitMask;
        // convert the result back to sign-mag
        twosComp2SignMag(y3);
    }
// put a cap if it overflowed
if (y3 > magBitMask )
    y3 = magBitMask;
else if (y3 < -magBitMask )
    y3 = -magBitMask;
// convert the result back to sign-mag
twosComp2SignMag( y3 );
}

// assign back sign-mag values
//    *c0 = x0;
twosComp2SignMag( decMem1 );
decMem2 = x1;
decMem3 = x2;
decMem4 = x3;

// assign back sign-mag values
//    *c0 = x0;
twosComp2SignMag( decMem5 );
decMem6 = y1;
decMem7 = y2;
decMem8 = y3;
}

APPENDIX D

XCC - XInC Cross Compiler version 1.36 (Beta) Feb 26 2003
Copyright (c) Eleven Engineering Incorporated 2002. All Rights Reserved.

Preprocessing...
    --- 0.220 seconds
Cleaning up Preprocessor...
    --- 0.010 seconds
Parsing...
    --- 0.010 seconds
Checking Symbols...
    --- 0.010 seconds
Generating Code...

/////////////////////////////////////////////////////////////////////
// C Runtime Environment Setup Code
/////////////////////////////////////////////////////////////////////

// Setup Program Base Address
@ = 0xC000

#include <XInC__Runtime.asm>

/////////////////////////////////////////////////////////////////////
// Compiled Code
/////////////////////////////////////////////////////////////////////

_F_cNodeOp:
st  fp, sp, 0
st  fp, sp, 1
add  fp, sp, 0
add  sp, sp, 35
mav  r0, 64
st  r0, signBitMask
mov  r0, 31
st  r0, magBitMask
mov  r0, 32
st  r0, satBitMask
mov  r0, 258
st  r0, numRows
mov  r0, 10000
st  r0, min
mov  r0, 10000
st  r0, min2
mov  r0, 0

ior r1, r0, r1
ld r0, fp, 7
and r0, r0, r1
st r0, fp, 20
ld r0, fp, 22
ld r1, fp, 23
xor r0, r0, r1
ld r1, fp, 24
xor r0, r0, r1
ld r1, fp, 25
xor r0, r0, r1
ld r1, fp, 26
xor r0, r0, r1
ld r1, fp, 27
xor r0, r0, r1
st r0, fp, 21
ld r0, fp, 22
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 21
ld r0, fp, 22
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 23
ld r0, fp, 24
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 23
ld r0, fp, 24
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 24
ld r0, fp, 25
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 24
ld r0, fp, 25
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 24
ld r0, fp, 25
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 25
ld r0, fp, 26
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 25
ld r0, fp, 26
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 25
ld r0, fp, 26
ld r1, fp, 21
xor r0, r0, r1
st r0, fp, 27
ld r0, fp, 22
st r0, fp, 27
ld r0, fp, 22
st r0, fp, 2
ld r0, fp, 23
st r0, fp, 2
ld r0, fp, 23
st r0, fp, 4
ld r0, fp, 25
st r0, fp, 4
ld r0, fp, 25
st r0, fp, 6
ld r0, fp, 26
st r0, fp, 6
ld r0, fp, 26
st r0, fp, 7
ld r0, fp, 15
st r0, fp, 13
bra __IF_1_END

__IF_1_ELSE:
__IF_2_COND:
ld r0, fp, 15
ld r1, fp, 14
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS, __IF_2_END
__IF_2_THEN:
ld r0, fp, 15
st r0, fp, 14

__IF_2_END:

__IF_1_END:

__IF_3_COND:
ld r0, fp, 16
ld r1, fp, 13
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS, __IF_3_ELSE
__IF_3_THEN:
ld r0, fp, 16
st r0, fp, 16
ld r0, fp, 14
st r0, fp, 13
bra __IF_3_END

__IF_3_ELSE:
__IF_4_COND:
ld r0, fp, 16
ld r1, fp, 14
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS, __IF_4_END
__IF_4_THEN:
ld r0, fp, 16
st r0, fp, 14

__IF_4_END:

__IF_5_COND:
ld r0, fp, 17
ld r1, fp, 13
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS, __IF_5_ELSE
__IF_5_THEN:
ld r0, fp, 17
st r0, fp, 17
ld r0, fp, 14
st r0, fp, 13
bra __IF_5_END

__IF_5_ELSE:
__IF_6_COND:
ld r0, fp, 17
ld r1, fp, 14
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_6_END
__IF_6_THEN:
ld r0, fp, 17
st r0, fp, 14
__IF_6_END:
__IF_5_END:
__IF_7_COND:
ld r0, fp, 18
ld r1, fp, 13
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_7_ELSE
__IF_7_THEN:
ld r0, fp, 13
st r0, fp, 14
ld r0, fp, 18
st r0, fp, 13
bra __IF_7_END
__IF_7_ELSE:
__IF_8_COND:
ld r0, fp, 18
ld r1, fp, 14
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_8_END
__IF_8_THEN:
ld r0, fp, 18
st r0, fp, 14
__IF_8_END:
__IF_7_END:
ld r0, fp, 13
st r0, fp, 15
ld r0, fp, 13
st r0, fp, 16
ld r0, fp, 13
st r0, fp, 17
ld r0, fp, 13
st r0, fp, 18
ld r0, fp, 13
st r0, fp, 19
ld r0, fp, 13
__IF_9_COND:
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_9_ELSE
__IF_9_THEN:
ld r0, fp, 13
st r0, fp, 14
ld r0, fp, 19
st r0, fp, 13
bra __IF_9_END
__IF_9_ELSE:
__IF_10_COND:
ld r0, fp, 19
ld r1, fp, 13
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_10_END
__IF_10_THEN:
ld r0, fp, 19
st r0, fp, 14
__IF_10_END:
__IF_9_END:
ld r0, fp, 19
ld r1, fp, 13
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_11_END
__IF_11_THEN:
ld r0, fp, 20
ld r1, fp, 13
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_11_ELSE
__IF_11_ELSE:
__IF_12_COND:
ld r0, fp, 20
ld r1, fp, 14
sub r0, r0, r1
bc LT, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_12_END
__IF_12_THEN:
ld r0, fp, 20
st r0, fp, 14
__IF_12_END:
__IF_9_ELSE:
__IF_13_COND:
ld r0, fp, 34
ld r1, fp, 15
sub r0, r0, r1
bc EQ, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_13_END
__IF_13_THEN:
ld r0, fp, 14
st r0, fp, 15
__IF_13_END:
__IF_14_COND:
ld r0, fp, 34
ld r1, fp, 16
sub r0, r0, r1
bc EQ, @+3
mov r0, false
bra @+2
mov r0, true
add r0, r0, 0
bc ZS__IF_14_END
__IF_14_THEN:
ld r0, fp, 14
st r0, fp, 16
__IF_14_END:
__IF_15_COND:
ld r0, fp, 34
ld r1, fp, 17
sub r0, r0, r1
bc  EQ, @+2
mov  r0, false
bra  @+2
mov  r0, true
add  r0, r0, 0
bc  ZS, __IF_15_END
__IF_15_THEN:
   ld  r0, fp, 14
   st  r0, fp, 17
__IF_15_END:
__IF_16_COND:
__IF_16_THEN:
   ld  r0, fp, 14
   st  r0, fp, 17
__IF_16_END:
__IF_17_COND:
__IF_17_THEN:
   ld  r0, fp, 14
   st  r0, fp, 17
__IF_17_END:
__IF_18_COND:
__IF_18_THEN:
   ld  r0, fp, 14
   st  r0, fp, 17
__IF_18_END:
__F_cNodeOp_END:
   ld  ra, fp, 1
   add  sp, fp, 0
   ld  fp, fp, 0
   jsr  ra, ra