Writing /users/prof2/bryanhu/web-docs/wiki/data/cache/5/57ea02a39c8113b06961964d5cdd629e.i failed
Unable to save cache file. Hint: disk full; file permissions; safe_mode setting.
Writing /users/prof2/bryanhu/web-docs/wiki/data/cache/5/57ea02a39c8113b06961964d5cdd629e.i failed
Unable to save cache file. Hint: disk full; file permissions; safe_mode setting.
Writing /users/prof2/bryanhu/web-docs/wiki/data/cache/5/57ea02a39c8113b06961964d5cdd629e.xhtml failed

Embedded And Reconfigurable Lab @ University of Alberta

EARL focuses on research for both infrastruction and applications of Field Programmable Gate Array (FPGA) technology. In the infrastructure layer, we develop novel FPGA architectures and CAD tools considering fault tolerance and low power. In the application layer, we are developing FPGA-based high performance and energy-efficient acceleration engine for data mining kernels.

People Publications Projects News Internal
 
start.txt · Last modified: 2010/03/12 00:05 by earlwikiadmin
 
Except where otherwise noted, content on this wiki is licensed under the following license:CC Attribution-Noncommercial-Share Alike 3.0 Unported
Recent changes RSS feed Donate Powered by PHP Valid XHTML 1.0 Valid CSS Driven by DokuWiki